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Abstract
The design of a micropower energy-efficient neural recording amplifier is presented.
The amplifier appears to be the lowest power and most energy-efficient neural record-
ing amplifier reported to date. I describe low-noise design techniques that help the
neural amplifier achieve an input-referred noise that is near the theoretical limit of
any amplifier using a differential pair as an input stage. The bandwidth of the ampli-
fier can be adjusted for recording either neural spikes or local field potentials (LFP).
When configured for recording neural spikes, the amplifier yielded a midband gain of
40.8 dB and -3 dB bandwidth from 45 Hz to 5.32 kHz; the amplifier's input-referred
noise was measured to be 3.06 pV,m, while consuming 7.56 AW of power from a 2.8
V supply corresponding to a Noise Efficiency Factor (NEF) of 2.67 with the theo-
retical limit being 2.02. When configured for recording LFPs, the amplifier achieved
a midband gain of 40.9 dB and a -3 dB bandwidth from 392 mHz to 295 Hz; the
input-referred noise was 1.66 AV,m, while consuming 2.08 pW from a 2.8 V supply
corresponding to an NEF of 3.21. The amplifier was fabricated in AMI's 0.5 pm
CMOS process and occupies 0.16 mm2 of chip area.
The designs of two previous amplifiers that have been attempted are also pre-
sented. Even though they do not achieve optimal performances, the design insights
obtained have led to a successful implementation of the energy-efficient neural ampli-
fier discussed above. Finally, the adaptive biasing technique is discussed. The design
and the detailed analysis of a feedback calibration loop for adjusting the input-referred
noise of the amplifier based on the information extracted from the recording site's
background noise is also presented. With such an adaptive biasing scheme, signifi-
cant power savings in a multi-electrode array may be achieved since each amplifier
operates with just enough power such that its input-referred noise is significantly but
not overly below the neural noise.
Thesis Supervisor: Rahul Sarpeshkar
Title: Associate Professor
3
4
Acknowledgments
I would like to thank many people who have supported me during the time I was
working on this thesis project.
First of all, I would like to thank my thesis supervisor, Professor Rahul Sarpeshkar
who always provides valuable insights and suggestions for my research. The knowledge
I have learned from him since I became his student is enormous. I would also like
to thank Professor Michale Fee who spent his precious time helping me obtain the
neural recording waveforms that were used in this thesis.
Next, I would like to thank Soumyajit Mandal whom I always turned to whenever
I had any technical or writing problem. I also would like to thank all the previous and
current members of the Analog VLSI & Biological Systems Group who supported me
in many ways. They are Christopher Salthouse, Ji-Jon Sit, Keng-Hoong Wee, Lorenzo
Turicchia, Scott Arfin, Michael Baker, Micah O'Halloran, Serhii Zhak, Benjamin
Rapoport, Heemin Yang and Maziar Tavakoli-Dastjerdi. I also would like to thank
Gretchen Jones, the past administrative assistant of AVBS who helped me make a
smooth transition into this group. I also owe thanks to my academic advisor, Professor
Steven Leeb.
Next, I would like to thank my parents, Somsak and Naruemol, and my sister,
Warinsinee, who supported me through all these years. Their loves and cares for
me are unsurpassed. Last of all, I would like to thank my girlfriend, Methichit
Chayosumrit, who is always there for me for all these years.
5
6
Contents
1 Introduction
1.1 Power-Noise Tradeoff in the design of Neural Recording Amplifier
1.2 Existing Works on Neural Amplifier design . . . . . . . . . . . . . . .
1.3 Adaptive Biasing Technique . . . . . . . . . . . . . . . . . . . . . . .
2 A Feedforward Distributed-Gain Amplifier
2.1 A feedforward amplifier gain stage . . . . . . . . . . . . . . . . . . . .
2.2 Design of a feedforward distributed-gain amplifier using MOS-bipolar
pseudoresistor elements for setting the amplifier's DC operating point
2.3 Robustness problems due to the uses of MOS-bipolar pseudoresistor
elem ents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
2.4 A feedforward distributed-gain amplifier using linear-region MOS tran-
sistors for setting the amplifier's DC operating point . . . . . . . . .
2.5 Conclusion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3 A Feedback Neural Amplifier Using a Folded-Cascode OTA as the
Gain Stage
3.1 Overall Amplifier Design . . . . . . . . . . . . . . . . . . . . . . . . .
3.2 Small-Signal Analysis . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.3 Noise Analysis . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.4 Measurement Results . . . . . . . . . . . . . . . . . . . . . . . . . . .
3.5 Problems in The Implementation of This Design . . . . . . . . . . . .
3.6 Conclusion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
7
15
16
18
19
21
22
26
30
32
36
37
38
40
43
47
52
53
4 An Energy-Efficient Micropower Neural Recording Amplifier
4.1 Overall System Design ..........................
4.2 Low-Power Low-Noise OTA Design for Gain Stage ........
4.2.1 Device Sizing for Maximizing Gm ...............
4.2.2 OTA Noise Analysis ....................
4.2.3 Current Mirror Mismatch Analysis ............
4.2.4 Noise Efficiency Factor and Its Theoretical Limit for Any
4.3 Measurement Results . . . . . . . . . . . . . . . . . . . . . . . .
4.4 Measurements of Local Field Potentials . . . . . . . . . . . . . .
4.5 Conclusion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
55
. . . 55
. . . 58
. . . 61
. . . 64
67
OTA 69
. . . 70
. . . 75
. . . 78
5 Variable Input-Referred Noise Amplifier and Adaptive-Biasing Tech-
nique 79
5.1 A Variable Input-Referred Noise Amplifier . . . . . . . . . . . . . . .
5.2 Feedback Calibration Scheme for Adjusting the Amplifier's Input-Referr
N oise . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
5.3 Input-Referred Noise Calibration Loop's Building Blocks . . . . . . .
5.3.1 Neural Amplifier's Noise Detection Circuitry . . . . . . . . . .
5.3.2 Current Subtracter . . . . . . . . . . . . . . . . . . . . . . . .
5.3.3 Lead Compensation Network . . . . . . . . . . . . . . . . . .
5.3.4 Bias Decision Circuitry . . . . . . . . . . . . . . . . . . . . . .
5.4 Feedback Analysis of the Input-Referred Noise Calibration Loop . . .
8
80
ed
80
83
84
89
90
90
94
List of Figures
1-1 A common-source amplifier with its noise sources . . . . . . . . . . . 16
1-2 A noise distribution function of an array of 64 electrodes collected from
a sampling statistic . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
2-1 A schematic of a two-stage amplifier with input-referred noise sources 22
2-2 A schematic of a feedforward gain stage . . . . . . . . . . . . . . . . . 23
2-3 A comparison of thermal noise in a MOS transistor and a resistor . . 25
2-4 A MOS-bipolar pseudoresistor high-resistance element . . . . . . . . . 27
2-5 A feedforward distributed gain amplifier using psuedoresistor elements
for rejecting DC offsets at electrode-tissues interfaces . . . . . . . . . 28
2-6 The implementation of each amplifier stage: A1 (Top); A2 (Bottom) . 29
2-7 Schematic of the first stage where a step change in DC offset of AVef
is applied. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
2-8 Schematic of the feedforward distributed-gain amplifier using MOS
transistors in linear region to set the amplifier's DC operating point. . 32
2-9 The transfer function of the feedforward distributed-gain amplifier us-
ing MOS transistors in linear region to set the amplifier's DC operating
point. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
2-10 An input-referred noise spectral density of the amplifier. . . . . . . . 34
2-11 A schematic for calculating the input-referred noise from noise of Mbl
and M b2. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
3-1 A high-level schematic of the feedback neural amplifier. . . . . . . . . 39
9
3-2 A circuit schematic for analyzing the operation of the folded-cascode
gain stage. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41
3-3 A preliminary block-diagram describing the operation of the feedback
am plifier. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41
3-4 A unity-gain feedback block diagram describing the operation of the
feedback amplifier. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42
3-5 A folded-cascode OTA schematic used in this design. . . . . . . . . . 44
3-6 A small-signal schematic for describing the operation of folded-cascode
O TA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
3-7 A small-signal block diagram describing the operation of folded-cascode
O TA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
3-8 A micrograph of the feedback amplifier using a current-scaled folded
cascode OTA as a gain stage. . . . . . . . . . . . . . . . . . . . . . . 48
3-9 A measured transfer function of the feedback amplifier. . . . . . . . . 49
3-10 A measured input-referred noise spectral density of the feedback am-
plifier. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
3-11 Neural recording from the RA region of a zebra-finch bird brain. . . . 51
4-1 Overall System Schematic of the Neural Amplifier . . . . . . . . . . . 56
4-2 Block diagram of our neural amplifier including the input noise source
of the OTA . . . . . . . . . . . . . . ... . . . . . . . . . . . . . . . . . 57
4-3 Schematic of the low-noise OTA used in this design. . . . . . . . . . . 58
4-4 Circuit schematic for analyzing current scaling in the source-degenerated
current mirrors of Fig. 4-3. . . . . . . . . . . . . . . . . . . . . . . . . 59
4-5 Schematic of a standard folded-cascode OTA. . . . . . . . . . . . . . 61
4-6 Circuit schematics for obtaining admittance formula. . . . . . . . . . 62
4-7 Circuit schematics for analyzing VT and R mismatches in source-degenerated
current m irrors. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67
4-8 A die micrograph of our neural amplifier. . . . . . . . . . . . . . . . . 70
10
4-9 Measured transfer function of the neural amplifier configured for record-
ing neural spikes. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71
4-10 Measured and simulated (smooth curve) input-referred noise spectra
of the neural amplifier configured for recording neural spikes. . . . . . 72
4-11 NEF of published neural amplifiers as a function of the total supply
current. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73
4-12 CMRR and PSRR measurements of the neural amplifier configured for
recording action potentials . . . . . . . . . . . . . . . . . . . . . . . . 74
4-13 Neural recording from a zebra finch's brain: (a) A zebra finch (b) Long
time trace (c) Short time trace. . . . . . . . . . . . . . . . . . . . . . 76
4-14 Transfer function of the amplifier configured for recording LFP. . . . 77
4-15 Measured and simulated (smooth curve) input-referred noise spectra
for the amplifier configured for recording LFP. . . . . . . . . . . . . . 77
5-1 Noise power spectrum for three different supply currents. . . . . . . . 81
5-2 Overall architecture of adaptive biasing loop. . . . . . . . . . . . . . . 81
5-3 Schematic of noise calibration feedback loop implemented in this design. 83
5-4 High-level schematic of the neural amplifier's noise detection circuitry. 85
5-5 A schematic of the envelope detector used in this design. . . . . . . . 86
5-6 A schematic of the current-mode peak detector. . . . . . . . . . . . . 88
5-7 A schematic of current subtracter and lead compensation network. . . 90
5-8 A schematic of the Biasing Decision Circuitry. . . . . . . . . . . . . . 91
5-9 A schematic of the GmB OTA. . . . . . . . . . . . . . . . . . . . . . . 91
5-10 A schematic of current inversion circuit. . . . . . . . . . . . . . . . . 92
5-11 A schematic of the current limiting circuit. . . . . . . . . . . . . . . . 94
5-12 A small-signal feedback block diagram of the input-referred noise cali-
bration loop . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 97
5-13 Root locus plots (a) Neural's amplifier's noise envelope is increasing
(b) Neural's amplifier's noise envelope is decreasing. . . . . . . . . . . 98
11
12
List of Tables
3.1 Measured Performance Characteristics for the feedback amplifier . . . 52
4.1 Operating Points for Transistors in the OTA with Itot = 2.7 pzA . . . 64
4.2 Measured Performance Characteristics . . . . . . . . . . . . . . . . . 73
4.3 Measured Performance Characteristics of LFP Amplifier . . . . . . . 78
5.1 Parameters of the peak detector . . . . . . . . . . . . . . . . . . . . . 89
13
14
Chapter 1
Introduction
Large-scale chronic multi-electrode neural-recording systems are being built to enable
us to understand how the brain works [4,7]. With the help of such systems, a number
of experiments have shown that it is possible to predict intended limb movements by
simultaneously recording from many neurons, and interpreting their cortical activi-
ties [1,15]. For example, brain-machine interfaces are being built to help a paralyzed
patient move a computer cursor by thoughts alone. Portable, chronic use of such
interfaces may eventually play an important role in treatment of paralyzed patients,
and enable large-scale monitoring of the brain in experimental neuroscience.
One of the most important parts in the development of brain-machine interfaces is
the neural signal amplifier. Neural signals from extracellular recording are very weak
(typically between 10 pV and 500 pV). As a result, amplification is needed before
they can be processed further. Next generation multi-electrode recording systems
will be entirely implanted within the skull and incorporate a large number of neural
amplifiers (on the order of 100-1000, one for every electrode). For such applications,
ultra-low-power operation is very important. To get clean neural signal recording, it
is important that the input-referred noise of the amplifier is kept low. Practically,
the input-referred noise of the amplifier should be kept below the background noise
of the recording site (5 pV-10 pV) [4].
15
Vdd
.2
R *lnR
out
Vin * nM I
Figure 1-1: A common-source amplifier with its noise sources
1.1 Power-Noise Tradeoff in the design of Neural
Recording Amplifier
To achieve the low-noise performance, designers must address the power-noise tradeoff
in the design of an amplifier. As an example, let's consider a common-source amplifier
shown in Fig. 1-1. Let's assume that output impedance of each transistor is much
higher than its resistive load. We shall consider the input-referred thermal noise of
this amplifier and see how it trades off with the power consumption. The thermal
current noise source in an MOS transistor can be modeled as
2nM = 4kTgm (1.1)
where k is the Boltzmann constant and is equal to 1.38 x 10-2, T is the absolute
temperature, and -y is equal to 2/3 in strong inversion and 1/(2r) in weak inversion.
The parameter , is the subthreshold gate coupling coefficient of a MOSFET which has
a typical value of 0.6-0.7 and g, is the MOSFET's transconductance. The thermal
current noise in a resistor can be expressed as
.2 4kT 1.2ZnR R
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The input-referred thermal noise of this amplifier can be calculated as the output
noise divided by the gain of the amplifier to be
- 1 f4kT\ 4kT / 1\ 4kTTy
2i = 4kTygm + = (7 + I ~ (1.3)
n g2 R g, gmR) gRj 9 m \ i'! m
assuming that gmR, which is the gain of the amplifier, is much greater than 1/Y, thus
1/(gmR) is negligible compared to -y if the amplifier has a high-enough gain. The
total input-referred thermal noise of the amplifier can be calculated by integrating
the noise over the entire frequency range to be
ir4kTy 1 kTy
Vni,thermal = -- = . (1.4)2gm 27rRC gmRC'
In weak inversion where an MOS transistor achieves a maximum gm/ID where ID is
the drain current of the transistor, we have -y = 1/(2r,) and gm = KItot/UT, where
Itot is the total current of the common-source amplifier in Fig. 1-1. Therefore, we can
express the total input-referred thermal noise of the common-source amplifier with
the transistor operating in weak inversion as
Vnithernal 1 1 U kT (1.5)
S Itotai 2RC
Since the total power consumption is P = ItotalVd, we can express the total power
consumption of the amplifier as a function of input-referred thermal noise as
1 UT -kT -Va
Vn ,thermal 2RCr
2
Equation (1.6) clearly shows the tradeoff between the power consumption and the to-
tal input-referred thermal noise of a subthreshold amplifier for a given supply voltage
and bandwidth (denoted by RC product in this case). To reduce the input-referred
thermal noise by a factor of 2, the total power consumption must be increased by a
factor of 4. This relationship shows a steep power cost of achieving low-noise perfor-
mance in a thermal-noise limited amplifier, even without taking a flicker noise into
17
account. The power-noise tradeoff in the amplifier is aggravated if the transistor is
operating in strong inversion. In strong inversion, the transconductance gm is pro-
portional to V7tj. As a result, the total power consumption scales as 1/V,thermal
instead of 1/V,2,thrma1 as in the subthreshold case.
1.2 Existing Works on Neural Amplifier design
Many designs of neural amplifiers have been reported in the literature [5,6, 8-10].
Most amplifiers consume power near 100 pW to achieve less than 10 PVrm, input-
referred noise for bandwidths of 5-10 kHz. The designs in [8,10 consume power near
100 MW to achieve about 8-9 pVrm, input-referred noise with approximately 10 kHz
of bandwidth. The design in [6] achieves an input-referred noise of 2.2 [Vrm, with 7.2
kHz of bandwidth while consuming 80 pW of power. If such amplifiers are to be used
in a multi-electrode array, with a power near 100 pW per amplifier for most designs,
the power required for the neural amplifiers can become the limiting factor for the
whole multi-electrode system.
The design in [6] presents many useful techniques for designing a neural amplifier.
The use of MOS-bipolar pseudoresistor element as a high-resistance element and
on-chip AC-coupling capacitors enable the amplifier to reject large DC offsets at
electrode-tissue interfaces while being able to pass the neural signals of interest. Since
high-resistance elements can be implemented in a small area on chip, large off-chip
components are not needed. The amplifier in [6] uses a standard wide-output swing
operational transconductance amplifier (OTA) with capacitive feedback to realize a
gain of approximately 40 dB. The work presents design techniques that minimize the
input-referred noise of the amplifier by operating some devices of the OTA in strong
inversion to minimize their noise contributions. Even though the design achieves the
power-noise tradeoff near theoretical limit of that particular OTA topology, the OTA
used is actually not power-efficient since a large portion of total current are wasted
in the current mirrors. The power efficiency of the amplifier can be greatly improved
if a new OTA topology that makes use of the supply current more efficiently is used.
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Therefore, as a part of this thesis project, I have developed a new neural amplifier's
topology that appears to be the most power-efficient neural amplifier reported to date.
With such design, the power consumption per amplifier is low enough such that the
total power consumption of a multi-electrode array may no longer be the bottleneck
for the design of brain-machine interfaces. The detail operation of the amplifier will
be discussed in Chapter 4.
1.3 Adaptive Biasing Technique
One problem of the existing neural amplifiers is that they are designed to handle
the worst-case signal-to-noise ratio expected at any recording situation. As a result,
amplifiers in a multi-amplifier array are usually designed to have the input-referred
noise below the recording site background noise at any location. However, in practice,
the background noise strength can vary significantly from one recording site to the
other. An example of noise distribution function for the recording site's background
noise is shown in Fig. 1-2. The plot was obtained from the lab of Professor Richard
Andersen at Caltech. Notice a long tail skewed toward large background noise. The
lowest noise is approximately at 4 pIVrm, while the noise distribution function peaks
at 15 /pVrm,. The probability that the background noise is lower than 14 /IVrm, is
approximately only 21%. Thus, if every amplifier in the array is biased such that
its input-referred noise is 4 pVm, to handle the lowest background noise situation,
a large fraction of the total power in the array is wasted in those amplifiers whose
recording sites have much higher background noise than their input-referred noise. In
other words, those amplifiers' power consumptions are higher than they are necessary.
A significant power saving can be achieved if each amplifier in the array has some
freedom in adjusting its input-referred noise. For instance, when the background
noise at one recording site is very high, say, 30 PVrm,, instead of biasing the amplifier
at that recording site to have an input-referred noise of 4 IVrm,, the total current of
the amplifier can be lowered significantly such that their input-referred noise is about
30 IVrm.. In this thesis project, I also investigated the idea of how to adaptively
19
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Figure 1-2: A noise distribution function of an array
a sampling statistic.
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of 64 electrodes collected from
bias each neural amplifier such that its input-referred noise can be adjusted to suite
the background noise at the recording site. With such adaptive-biasing scheme, the
total power consumption of a multi-amplifier array is determined by the average case,
rather than the worst case as in other fixed-power neural amplifier arrays.
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Chapter 2
A Feedforward Distributed-Gain
Amplifier
A feedforward amplifier topology instead of a feedback topology appeared to be a
strong candidate for realizing low-power low-noise neural amplifier at first. During
the first part of this thesis project, I investigated the idea of using a feedforward
distributed-gain amplifier topology to realize a low-power low-noise neural amplifier.
Unfortunately, the topology posed some challenges that remained unsolved. However,
the design insights obtained from the feedforward distributed-gain amplifier design
led to a successful design of an energy-efficient micropower neural amplifier which will
be discussed later in Chapter 4. In this chapter, I will present the basic ideas behind
the feedforwaxd distributed-gain amplifier and technical problems that I encountered
during the design and verification phases that prevented this feedforward distributed-
gain amplifier to be used in real neural recording situations.
To achieve the desired overall gain, the gain of the amplifier can be distributed
among many stages. If the gain of the first stage is high, the total input-referred noise
of the overall amplifier is dominated by the input-referred noise of the first stage. This
idea can be illustrated with a two-stage amplifier shown in Fig. 2-1. The gain and the
input-referred noise per unit bandwidth of the it" stage are modeled as Ai and V,2i
respectively. The overall gain of the amplifier is A = A, -A2. We can then calculate
21
Figure 2-1: A schematic of a two-stage amplifier with input-referred noise sources
the input-referred noise per unit bandwidth of the overall amplifier to be
2(2.1)
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From 2.1, the input-referred noise power of the second-stage amplifier is attenuated
by a factor of Ai. Therefore, if the first-stage amplifier's gain A1 is high, the input-
referred noise requirement of the second-stage amplifier can be significantly relaxed.
To achieve low-noise performance and desired overall gain, the first-stage amplifier
should be designed to have low input-referred noise with enough gain while the sub-
sequent stages just need to provide sufficient gains to meet the gain requirement for
the overall amplifier while their input-referred noise requirements need not be as low
as that of the first-stage amplifier. As discussed in Chapter 1, the input-referred ther-
mal noise of the amplifier is proportional to 1/V42 where V, is the total input-referred
noise of the amplifier. Therefore, subsequent amplifier stages' power consumptions
can be significantly lowered without severely degrading their input-referred noise per
unit bandwidth. Thus, for a distributed-gain amplifier, most of the overall power
consumption should be consumed in the first-stage amplifier since its input-referred
noise is the most critical and its gain should be sufficiently high such that the noise
contributions from subsequent amplifier stages become insignificant.
2.1 A feedforward amplifier gain stage
Since weak-inversion MOS transistors achieve the highest transconductance at a given
bias current, they are thus the most suitable choice for use as input differential-
22
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Figure 2-2: A schematic of a feedforward gain stage
pair transistors. I have shown in Chapter 1 that a resistively-loaded common-source
amplifier can achieve low input-referred noise since the noise contribution from the
resistive load can be made negligible compared to the noise from the transistor if
the amplifier has a sufficiently high gain. Therefore, a resistively-loaded differential
amplifier was chosen as the topology of a gain stage. The amplifier along with its
current noise sources are shown in Fig. 2-2. Define the differential input voltage as
Vin= V - V_. The low-frequency gain of the amplifier can be expressed as
Ve(s)Adiff= (S) =g (R1ro) gm. - R (2.2)
Vin (S)
assuming that r. which is the output resistance of M, and M2 is much greater than
R. Let's calculate the input-referred noise of this amplifier. To get the lowest input-
referred noise per unit bandwidth, M1 and M 2 operate in subthreshold. Thus their
thermal noise current per unit bandwidth is given by
i2, n,M2 (2.3)n M1 :: n  = 2 qlM = qIB
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where I, is the channel current of M1 and M2. The thermal noise current per unit
bandwidth of each resistor can be expressed as
i - 4kT (2.4)n,R 
-R
The thermal output voltage noise per unit bandwidth of the amplifier is calculated
to be
= ,MR + n,M2 R 2 + 8kTR (2.5)
= 2qIB R2+ 8kTR (2.6)
The input-referred thermal noise per unit bandwidth of the amplifier can be calculated
from the output thermal noise per unit bandwidth divided by the gain of the amplifier.
Using the fact that g,, of one of the input differential-pair transistors operating in
subthreshold is KIM1/UT = nIB/(2UT), we can write the total input-referred thermal
noise per unit bandwidth of this amplifier as
V2 2qIR 2 + 8kTR (2.7)
n'( 
-n-' I&)2R2
2UT
2UT 2 2q ( 2kT 1(2(2U1' +(2.8)
K IB q IBR12
= S.(1+a). (2.9)
The quantity S = (2UT)2. is the input-referred noise per unit bandwidth of the am-
plifier assuming that the input differential-pair transistors are the only noise sources
in the amplifier. The quantity a = - 1/2 is the noise excess factor that capturesq IBR/2
the remaining thermal noise sources in the amplifier. Equation (2.7) suggests that for
a given bias current, we can achieve low-noise performance by making IBR/2, which is
the voltage drop across each resistor, several times of 2L = 2UT. For instance, if theq
voltage drop across each resistor is 300 mV, the parameter a equals to 0.17, thus the
input-referred thermal noise per unit bandwidth of this amplifier is V , = S x 1.17
which is close to the ideal value S.
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Figure 2-3: A comparison of thermal noise in a MOS transistor and a resistor
One might consider using linear-region MOS transistors as the loads instead of
resistors to save the chip area. However, this might not be the case since in order to
achieve the same low-noise performance, the transistor needs to be strongly inverted
thus may need to have large area. To illustrate this point, let's compare the thermal
noise in a resistor and in an MOS transistor operating in strong inversion and in
linear region while they are running at the same current level as shown in Fig. 2-3.
In strong inversion, the thermal noise of an MOS transistor in linear region can be
expressed as
.2 8 1 +,q + 772)
S=1-VDSI =1- (2.11)
VDSAT
where VDS and VDSAT are the drain-source voltage and saturation voltage of the
transistor and g. is the transconductance of the same transistor if it is operating in
saturation. Let assume that the transistor is operating at the verge of saturation,
thus q = 0 (for lowest noise at the same inversion level). Let the voltage drop across
the resistor be V = IR = 300 mV. The thermal noise current in the resistor can then
be expressed as
4kT _AkT 4
2 R 
- 4 kT -1 (2.12)ftR (V/I) 0.3
In order for the current noise of the transistor to be equal to that of the resistor, we
need
=8 4
,M = kTg,= kT -I (2.13)3 0.3
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This would result in gm/I = 5 V-'. In subthreshold, an MOS transistor exhibits
gmi/I = K/Ur 29 V- and gYi/I progressively decreases as the transistor enters
farther into strong inversion. This means that in order for the transistor to exhibit
the same amount of thermal current noise as that of the resistor with a voltage drop
of 300 mV across it, the transistor needs to operate far into strong inversion. This
means that the transistor needs to be very long in order to achieve such level of
inversion. Therefore, using MOS transistors as the loads may not offer any area
advantage over the use of resistors. Furthermore, an MOS transistor also exhibits
large 1/f noise unless its area is made large. This 1/f noise turns out to be a very
important consideration for the design of a neural amplifier in which low-frequency
operation is required.
2.2 Design of a feedforward distributed-gain am-
plifier using MOS-bipolar pseudoresistor ele-
ments for setting the amplifier's DC operating
point
The resistively-loaded differential amplifier in Fig. 2-2 can be used to realize a low-
noise distributed-gain amplifier. Since the input-referred noise of the first stage am-
plifier dominates, most of the power consumption should be in the first stage. The
power in the second stage amplifier can be much lower since it can tolerate much
higher input-referred noise.
In real recording situations, neural amplifiers must be able to reject the DC offset
voltage due to electro-chemical effects developed at the electrode-tissue interfaces.
This DC offset voltage can vary by a few hundreds of millivolts thus it may saturate a
high gain amplifier. The most widely used method to reject this DC offset voltage is to
use an AC-coupling capacitor together with a MOS-bipolar pseudoresistor element as
a high-resistance element to create a high-pass cutoff at very low frequency such that
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Figure 2-4: A MOS-bipolar pseudoresistor high-resistance element
the amplifier only rejects DC offset voltage while still passes the signal of interest [2].
The schematic of a MOS-bipolar pseudoresistor element is shown in Fig. 2-4. When
Vg > 0, the MOS-bipolar pseudoresistor element acts just like a diode-connected
PMOS transistor. When Vg < 0, the element acts like a diode-connected PNP
transistor. However, when Vg ~ 0 the incremental resistance of this element is very
high (> 1012 Q). Since this high-resistance element can be realized in a small area
thus eliminating the needs for large off-chip components, it is widely used in the
designs of neural amplifiers to realize a low-frequency highpass cutoff for rejecting
DC offset voltage.
The first design of a feedforward distributed-gain amplifier is shown in Fig. 2-
5. The MOS-bipolar pseudoresistor elements Mbl-Mg are used to set the DC input
voltage of each amplifier. The amplifiers A1 and A 2 are implemented as resistively-
loaded differential amplifiers as shown in Fig. 2-6 Let Vi, and V,, 1 be the differential
input voltage and the differential output voltage of A 1 respectively. Similarly Vn2
and Vt 2 are the differential input voltage and the differential output voltage of A 2
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respectively. The transfer function of each amplifier can be approximated as
Vu (s) = A, (s) = gmiRl 2.4V1+s gm1 1  (2.14)VinI 1 + sR1C1
and
Vout2(s) = A2 (s) = gm3 R 2  (2.15)
Vin2 1+ sR 2C 2
Let ra denote the incremental resistance of a MOS-bipolar pseudoresistor element
when its gate-source voltage is approximately zero. We obtain the overall transfer
function of the feedforward distributed-gain amplifier in Fig. 2-5 to be
Voene =( sr.Cini gmiR1 ( sr.Cin2 gm3R2 (2.16)
Vin 1 + sr.Cini 1 + sR1C1 1 + sr.Cin2 1 + sR2C2 ) (
Due to AC coupling at the input of each amplifier stage, the DC gain of the overall
amplifier is zero thus the amplifier should be able to reject a DC offset voltage at the
electrode-tissue interfaces in real recording situations.
VbI V
Hb M
A~b4
Cin CM
PMb2 4 Mb4
Vb K2
Figure 2-5: A feedforward distributed gain amplifier using psuedoresistor elements
for rejecting DC offsets at electrode-tissues interfaces
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Figure 2-6: The implementation of each amplifier stage: A1 (Top); A 2 (Bottom)
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2.3 Robustness problems due to the uses of MOS-
bipolar pseudoresistor elements
It was found during experiments that the feedforward distributed-gain amplifier dis-
cussed earlier was not robust to large fluctuations in the input voltages. When the
BNC input cables were disconnected and reconnected from one of the amplifier's in-
put terminals, the output signal disappeared for many minutes before the amplifier
resumed the normal operation. Furthermore, when a step change in an input offset
voltage of a few hundreds of millivolts was intentionally applied, the amplifier exhib-
ited the same behavior. This behavior is a severe problem for the neural recording
system that needs to operate continuously once it is turned on.
The problem arises because the feedforward distributed-gain amplifier does not
have the mechanism to control its DC input operating point. Let's consider the
situation depicted in Fig. 2-7 in which a large step change in the DC input voltage
is applied at one of the input terminals. Suppose the amplifier is in a steady state
for t < 0, that is, V1 = V2 = VB, thus M1 and M2 both carry the same current
of IB1/2. At t=0, the input terminal on the V1 side experiences a step change in
voltage of AV,ef. For simplicity, let's ignore any parasitic capacitance at the gate of
M1. The voltage across a capacitor cannot change instantaneously, thus, at t = 0,
Vgi(t == 0) = VB+ AVfe. For t > 0, V1 is discharged through ra, thus we can set up
a differential equation for describing V1 after t = 0 to be
V1 - VB C d(Vin - Vg) (2.17)
ra dt
with an initial condition
Vg,(t = 0) = V + AVref. (2.18)
We then solve for Vgi as a function of time as
Vgj(t) = VB - AVef -e-t/(rc.n). (2.19)
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Figure 2-7: Schematic of the first stage where a step change in DC offset of AVre is
applied.
Since V2 (t) = VB for t > 0, the differential input voltage of the first stage amplifier
is described by
Vdff = Vg1(t) - Vg2 (t) = AVre e-t/(rac). (2.20)
During normal operation, an input differential pair must have its input differential
voltage Vff to be within its input linear range, which is approximately 150 mV
for a subthreshold differential pair. If Vdiff exceeds this linear range, all the bias
current IB1 will flow in only one of the differential-pair transistors and the amplifier
will lose all its incremental gain. Let's consider when the step change AVref exceeds
150 mV. At t = 0, Vdiff = AVrej thus the amplifier has no gain at this instant of
time. From (2.20), Vdiff slowly decays toward zero with a time constant of raCini as
t increases. Since ra is very high due to a small gate-source voltage of a MOS-bipolar
pseudoresistor element, the time constant raCinl is very large. Therefore it takes
a long time before Vdiff decays to within the linear range of the input differential
pair, thus taking a long time before the amplifier resumes its normal amplification.
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Figure 2-8: Schematic of the feedforward distributed-gain amplifier using MOS tran-
sistors in linear region to set the amplifier's DC operating point.
Even after Vdjff already decays to be within the linear range of the differential pair,
it would take much longer before it decays to almost zero. This is because the
incremental resistance r. increases significantly since the pseudoresistor element's
gate-source voltage becomes smaller. It was observed during the experiments that
the amplifier always exhibited a large input-referred offset voltage even when it was
amplifying the input signal normally.
2.4 A feedforward distributed-gain amplifier using
linear-region MOS transistors for setting the
amplifier's DC operating point
To solve the robustness problem mentioned in 2.3, MOS-bipolar psuedoresistor ele-
ments were replaced by MOS transistors operating in linear region to increase the
incremental resistance of these biasing elements. The schematic of an improved feed-
forward distributed-gain amplifier is shown in Fig. 2-8. The gate-source voltages
Vb1 - Vreai and Vb2 - 1e,2 are set to be about 500 mV. As a result Mbl-M4 operate in
linear region and their drain-source incremental resistances are not as high as those
of the MOS-bipolar pseudoresistor elements. As a result, the gate voltages of the
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Figure 2-9: The transfer function of the feedforward distributed-gain amplifier using
MOS transistors in linear region to set the amplifier's DC operating point.
input differential-pair transistors can decay to Vbl much faster in the event of a step
change in input DC offset voltages because the time constants created by Mbl-Ma
in Fig. 2-8 are much smaller. In this topology, the high-pass cutoff frequency that is
used to reject the DC offset voltages appears at much higher frequency than in the
previous topology.
From the experiments, the amplifier was able to recover quickly when a step
change in input voltage was applied. The transfer function of the amplifier is shown
in Fig. 2-9. Unfortunately, the use of linear-region MOS transistors for setting the
DC operating points of the input differential-pair transistors poses another severe
problem. It appears that the amplifier exhibits much larger low-frequency noise that
it was expected. The noise spectral density at low frequency rolls off as 1/f2 in
power unit instead of 1/f if it is a flicker noise. An input-referred noise spectral
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Figure 2-10: An input-referred noise spectral density of the amplifier.
density of this amplifier showing a significant amount of low-frequency noise is shown
in Fig. 2-10.
With some analysis, it appears that the low-frequency noise that rolls of as 1/f2
in power unit is due mainly to the filtering of the thermal noise in MRi and Mb2.
These thermal noise sources are at the very frontend of the amplifier which is the
most critical stage. To understand why such 1/f2 noise is present, let's calculate a
part of the amplifier's input-referred noise that is contributed by Mbl and Mb2. A
circuit schematic illustrating this situation is shown in Fig. 2-11. For simplicity, let's
assume that Mbi and Mb2 have the same noise current and the same incremental
resistance (denoted rai) since they are biased at the same operating point. Similarly,
let's assume that Mb3 and MM have the same incremental resistance denoted ra2.
We can safely ignore the noise contributions from Mb3 and MM since the gain of
the first stage makes their noise contributions insignificant. The input-referred noise
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Figure 2-11: A schematic for calculating the input-referred noise from noise Of Mbl
and Mb2.
contributed by Mbl and Mb2 is calculated to be
2 _ (2 2 . ra Sra2Cin2 2
\n,Mb n,Mb2 1 + sra1Cin1 1+ Sra2Cin2 (2.21)
The transistors Mbl and Mb2 are biased in subthreshold such that the highpass cutoff
frequency of the amplifier is below 1 Hz. Therefore, the thermal noise in Mbi and Mb2
can be approximated by
, - ,
2  
- 2q1 (1 + Cvd,1/UT) , 4qI1 (2.22)nMbl nM2 /(.2
since their drain source voltage Vda1 is approximately zero and I, is the channel current
of Mbl if it is in saturation. For the frequency range of f > 1/ (27rra1Cinl) , 1/ (27rra2Cin2 ),
the input-referred noise in (2.21) can be approximated by
2 _ 8qI 1  1V 2 '- -q~ - (2.23)Vn'in (27r) 2 
-Cn f 2
(
which agrees well with the 1/f 2 rolloff at low frequency of the noise spectral density
in Fig. 2-11. Therefore, in order to reduce this low-frequency noise in the passband,
the saturation current of MRl and Mb2 should be made very small, thus Mbi and Mb2
should have as small gate-source voltages as possible. However, this would lead to
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the robustness problem due to a very long time constant as described in Section 2.3.
2.5 Conclusion
Despite the fact that the feedforward distributed-gain amplifier promises a very low-
noise operation since most of the input-referred noise is mainly from the two input
differential-pair transistors, the AC-coupling and DC input biasing of such amplifier
pose many problems that prevent it to be used in the real recording environments.
Nevertheless, the design of the feedforward distributed-gain amplifier provides many
useful insights. First, if the neural amplifier is to be AC-coupled, the pseudoresistor
elements should be made with the incremental resistance as high as possible such that
the thermal noise in these pseudoresistor elements is filtered out well before the pass-
band. Thus, the MOS-bipolar pseudoresistor elements should be used. Even though
the use of such elements leads to robustness problem in a feedforward distributed-gain
amplifier, this problem can easily be solved if the feedback topology with a high loop
gain is used.
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Chapter 3
A Feedback Neural Amplifier
Using a Folded-Cascode OTA as
the Gain Stage
Using the linear-region MOS transistors to set the DC operating points of the feed-
forward distributed-gain amplifier poses a severe problem since the thermal noise in
the linear-region MOS transistors appears at the frontend which is the most critical
stage of any low-noise amplifier. Instead of achieving a low-noise performance, the
feedforward distributed-gain amplifier in Chapter 2 appears to have a much higher
total integrated input-referred noise than it was originally desired due to these biasing
elements. By setting the gate-source voltages of the linear-region MOS transistors
such that the highpass cutoff frequency of the amplifier happens at a very low fre-
quency, the thermal noise in these linear-region MOS transistors can be filtered out
well before the frequency band of interest. However, the robustness of the amplifier
is compromised due to a very slow time constant caused by the high incremental
resistance of these biasing elements. If there is any large fluctuation at the input of
the amplifier during recording such as the movements of the electrode that cause the
DC offset voltage at the electrode-tissue interface to change abruptly, the amplifier
may stop amplifying for a period of several minutes before it resumes normal op-
eration. This behavior is intolerable for a recording system which needs to operate
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continuously once it is turned on. Therefore, a new amplifier that exhibits a lower
input-referred noise and is also robust to changes in the recording environment is
needed.
This chapter describes a design of a feedback amplifier that uses a folded-cascode
operational transconductance amplifier (OTA) as the gain stage. The folded-cascode
OTA offers many advantages over other OTA topologies for low-frequency applica-
tions if it is used in a feedback topology with a high closed-loop gain. The first ad-
vantage is that the frequency compensation of the feedback amplifier can be achieved
with a simple dominant-pole compensation at the output since the internal nodes of
the OTA have low impedances. Thus the non-dominant poles always appear at much
higher frequencies than the dominant pole. Furthermore, the output impedance of
the folded-cascode OTA is very high due to cascoding of the output stage, thus only
one gain stage is needed to achieve a desired open-loop gain. The most important
advantage is that for low-frequency applications such as in neural recordings, the
current in the folded branch of the OTA can be made much lower than the current
in the input differential-pair transistors without affecting the stability of the overall
feedback amplifier. Lowering the current in the folded branch has two main benefits.
First, the total power consumption of the OTA decreases. Second, the noise contri-
butions from the transistors in the folded branch decrease due to a lower current level
if the overall transconductance of the OTA can be maintained. The design presented
in this chapter makes use of this technique to try to simultaneously reduce the power
consumption and the input-referred noise of the amplifier. However, the fabricated
amplifier exhibited poor performance since many design issues were overlooked. These
problems will be addressed at the end of this chapter and are very important for a
successful design of an energy-efficient amplifier that will be presented in Chapter 4.
3.1 Overall Amplifier Design
The high-level schematic of the amplifier is shown in Fig. 3-1. The MOS-bipolar
pseudoresistor elements Mbl and Mb2 are used to set the DC operating point of the
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Figure 3-1: A high-level schematic of the feedback neural amplifier.
amplifier. To understand why this feedback topology does not suffer from the robust-
ness problem described in Chapter 2, let's consider the situation when there is a large
fluctuation in the DC offset voltage at the recording site. Suppose that VreI experi-
ences a voltage excursion of AVrej. At the moment the voltage excursion occurs, the
positive terminal's voltage of the Gm OTA will be at V+ = Vas + Ci *Alref. IfCj.+Cf
the feedback path formed by Mb2 and Cf is not present and AVref is larger than the
input linear range of Gm OTA, one of the transistors in the input differential pair of
Gm OTA will carry all the bias current, making the amplifier to lose all its gain. Now
let's consider when the feedback path is present. At the moment the input voltage
excursion occurs, the Gm OTA has a large differential input voltage. Therefore, the
output of the Gm OTA quickly moves toward and stays at one of the supply rails since
the OTA has a very high gain. As a result, Mb2 will have a large gate-source voltage.
During this phase, Mb2 no longer acts as a high-resistance element but becomes ei-
ther a diode-connected MOS transistor or a diode-connected BJT depending on the
output voltage polarities. The turned-on Mb2 then quickly charges the voltage at the
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negative terminal V_ of the Gm OTA such that it becomes close to V+ once again.
As a result, the feedback topology can adjust to the fluctuations at the recording site
much faster than the feedforward amplifier that uses the MOS-bipolar pseudoresistor
elements to set the DC operating points. It was verified during the experiments that
a large step change in DC input voltage does not cause the feedback amplifier to
stop amplifying. Thus, this feedback amplifier is suitable for use in a real recording
situation due to its robustness to the recording site's fluctuations.
3.2 Small-Signal Analysis
Let's analyze the operation of the amplifier in the Laplace's domain with the feedback
block diagram approach. First, let us consider the operation of the gain stage. Let
assume that the transfer function of the Gm OTA can be approximated by
A(s) = Gm,eff Ro (3.1)1 + sRoCL,p
where Gm,eff and Ro are the effective total transconductance and the output resis-
tance of the Gm OTA respectively. The loading effect at the output node of the gain
stage is modeled as a CL,p parasitic capacitance connecting between the output node
of the gain stage to an incremental ground.. Let Ci,, denote the parasitic capacitance
connecting between the negative terminal of the Gm OTA to an incremental ground.
Let v. denote the small-signal voltage at the negative terminal of Gm OTA. Further-
more, let ra denote the incremental resistance of Mb2 when its gate-source voltage is
close to zero. The circuit diagram for analyzing the operation of the gain stage is
shown in Fig. 3-2. We can write v.- as a superposition of vi, and v,,1 as
V_= sCaC,I 1+srCf Vin + s(Cin,,+Cin) V0,1 (3.2)
si + (s i,, l+r"c o~i,+ca 1+8r".cf
sraCin 1 + sraCf
+ Sra(Cin + 1 + sr- + C1 + v0 1. (3.3)1 + sra(Cin + Cf + Cin,,) a+ sr(Cin + Cf + CZin,,)'
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Figure 3-2: A circuit schematic for analyzing the operation of the folded-cascode gain
stage.
VnGm
vin sr.Ci vats
+ + - A(s)
1+ sr,C f
Figure 3-3: A preliminary block-diagram describing the operation of the feedback
amplifier.
We can also write v,, as a function of v_ as
VO,1 = -A(s) - v-.. (3.4)
Equations (3.2)-(3.4) can be captured in a feedback block diagram shown in Fig. 3-3.
The input-referred noise of the Gm OTA is included in the block diagram with the
V ,Gm term being added to the input of the Gm OTA, where v2,Gm represents the
input-referred noise per unit bandwidth of the Gm OTA. However, the noise analysis
of this amplifier is deferred until Section 3.3. The block diagram in Fig. 3-3 can be
simplified into a unity-gain feedback form as shown in Fig. 3-4. In practice, the pole
denoted by 1/(raCf) is at a very low frequency (on the order of a few millihertz).
We can thus consider the operation of the amplifier when the frequency of operation
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Figure 3-4: A unity-gain feedback block diagram describing the operation of the
feedback amplifier.
w > 1/(ra(Cin + Cf + Cin,)). Then the term 1+8r.Cf can be approximated1+.9ra(Cin+Cf+Cinp) c
by Cf/(Cin + Cf + Cin,). Using (3.1) and the Black's formula, we can estimate the
transfer function of the gain stage to be
() sraCin 1
Vin + sraCf 1 +sCL,pACL/Gm,eff(
where ACL = Cin+C +C'+C" ~ is the closed-loop gain of the amplifier, assumingCJ C1
that Cin > Cf, Cm,,. Equation (3.5) suggests that the highpass cutoff frequency due
to AC coupling is at fh = 1/(rCf) and the lowpass cutoff frequency due to the
loading effect at the output of the Gm OTA is at fL = Gm,eff/(2rACLCLp). In our
design, we want fL to be as high as possible so that it does not limit the bandwidth
of the amplifier. Instead, the bandwidth-limiting stage is designed to provide a fixed
lowpass cutoff frequency. In this way, we can vary the bias current of the gain stage
without affecting the overall bandwidth as long as the pole due to the loading effect
at the output of the gain stage is at a much higher frequency than the pole provided
by the bandwidth-limiting stage. The transfer function of the bandwidth-limiting
stage is provided by
Vot(S) = .(3.6)
Vo, 1  1 + SCL/gm
If gm/CL << Gm,eff/(27rACLCLP) the bandwidth of the amplifier is controlled by
the bandwidth-limiting stage. Therefore, the overall transfer function of the amplifier
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can be expressed as
Vot sraCin 1(s) = (3.7)__ _______
Vin 1 + sraCf 1 + sCL (93
At a midband frequency in which 1/(raC) < w < gm/CL, the gain of the amplifier
can be approximated by
C.
AM -- (3.8)
Cf
As a result, the mid-band gain of the amplifier is controlled by the ratio of two
capacitors and can be well controlled.
3.3 Noise Analysis
The amplifier can be thought of as a cascade of two amplifiers. The first stage is the
gain stage which provides a midband gain of approximately 40 dB. The second stage
is the bandwidth-limiting stage which is designed to provide a fixed lowpass cutoff
frequency at 5 kHz. Since the input signal has been gained up by approximately
100x by the gain stage, the input-referred noise contribution from the bandwidth-
limiting stage is insignificant. Therefore, we can ignore the input-referred noise of the
bandwidth-limiting stage in the following noise calculation. From the feedback block
diagram of Fig. 3-4, we can estimate the input-referred noise of the overall amplifier
as
Vn,amp = Cin ) VnGm. (3.9)
Equation (3.9) emphasizes the importance of the parasitic capacitance Cin, at the
negative input terminal of the OTA. While making the input differential-pair transis-
tors large may reduce 1/f noise in the amplifier, the parasitic capacitances of large
input devices can degrade the input-referred noise of the overall amplifier according
to (3.9).
To achieve a low-noise performance, the input-referred noise v ,Gm of the gain
stage OTA must be minimized. This section discusses the low-noise techniques that
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Figure 3-5: A folded-cascode OTA schematic used in this design.
are used in this design and also the implementation problems that prevent this design
from achieving an optimal performance. The schematic of the folded-cascode OTA
used in the gain stage is shown in Fig. 3-5. The OTA itself can be thought of as a
two-stage amplifier. The first stage is the transconductance stage that has a voltage
input and a current output. The second stage is a common-gate amplifier stage that
takes in an input current and converts this current into a voltage at the output.
The transconductance stage composes of Mbi and M-M 4 while the common-gate
amplifier stage composes of M5-MlO. We can express the folded-cascode OTA by
their equivalent small-signal diagram as shown in Fig. 3-6. In Fig. 3-6, Roi and Ro2
are the output resistance of the transconductance stage and output resistance of the
common-gate amplifier stage respectively and they can be approximated by
Rol = ro2 Iro4 (3.10)
and
Ro2 ~ ((998 r05)r 1o 0) 11 ((9, 6ro6)(ro2||ro4)) (3.11)
where roi and 9gj are the Early-Effect resistors and the incremental source admittance
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Figure 3-6: A small-signal schematic for describing the operation of folded-cascode
OTA.
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Figure 3-7: A small-signal block diagram describing the operation of folded-cascode
OTA.
of Mi respectively. The resistance R,2 is the input resistance of the common-gate
amplifier stage which can be approximated by
1
1I2 = (3.12)
9a5
where 9,3 is the incremental source admittance of M5 and M6 .
The noise analysis of the OTA can be best understood by the small-signal block
diagram shown in Fig. 3-7. The amount of the transconductance stage's output
current that flows into the source of M5 and M6 is determined by the current divider
formed by Roi and R,2 . The current that flows into R,2 appears directly at the
output of the common-gate stage. This is described by a unity-gain buffer shown in
Fig. 3-7. The input-referred noise of the transconductance stage is represented by vn
while the input-referred noise of the common-gate stage which has a current input is
represented with a current noise source n.
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The input-referred noise of the transconductance stage can be calculated to be
2 /,1+P 2-Vni = 2 (nM , M2 n,M3 , 09M1T M f,). (3.13)
In order to minimize this input-referred noise, we shall maximize gmi. Therefore, the
input differential-pair transistors M, and M 2 are made with large W/L such that they
operate in deep in subthreshold and achieve the maximum gm for a given bias current.
Even though M3 and M 4 should be biased in strong inversion to reduce their 9m in
order to reduce their noise contribution, in this design they operate in subthreshold so
that their saturation voltages can be small. The amplifier was designed to work with
a 2 V supply, thus minimizing the noise contributions from M 3 and M4 by operating
them well above threshold proved to be impractical. Thus, the input-referred noise of
the transconductance stage can be expressed in terms of the transistors' small-signal
parameters as
2 - 2 + 2 x . (3.14)
nl kT (2
To simplify the input-referred noise calculation of the common-gate amplifier stage,
we make an assumption that the noise contributions from M5-M 8 are negligible since
they act as cascode transistors and these transistors self-shunt their own current noise
sources. Thus the transistors in the common-gate amplifier stage that significantly
contribute noises are Mg and M 10 . Due to supply voltage constraint, Mg and M10
are also biased in weak-inversion such that they can operate with small saturation
voltages. Thus, the input-referred current noise of the common-gate amplifier stage
can be expressed as
i2 = 2n,M9 + n,M1 (3.15)
2kT
= 2 x -gm9. (3.16)
K
Let Gm,eff = iout/Vin be an effective total transconductance of the folded-cascode
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OTA. From the circuit diagram in Fig. 3-6, Gm,eff can be calculated to be
Gm,eff - gmi . (3.17)
Vin Ro1 + Ri2
Thus the total input-referred voltage noise of the OTA can be expressed as
_-- 1_-
V2,OTA - V 2 + G n2 i2 (3.18)
m,eff
-AkT \j± s (Ro1 + Ri 2 )(2 r= -k (1 + Ln+ .o+R-2 2 m) (3.19)
rlgr1 grn1 Ro1 gm1
In order to minimize the input-referred noise for a given bias current, gmi should
be maximized by running Ml and M 2 in subthreshold. Furthermore, gmg should be
minimized and the current divider ratio Rol should be minimized. In this design,
I made the current in M 9 and M10 to be much smaller than the current in M, and
M2 . In this way, the ratio gm9/gmi is made small compared to other terms in (3.19).
Moreover, lowering the current in the folded branch makes the term gm3/gmi which is
usually larger than 1 becomes close to 1 since the currents in M 3 and M 4 are almost
the same as the current in Ml and M2 . For this topology, the ideal input-referred
noise that can be achieved while all the transistors are operating in subthreshold is
VT, =4- 2kT (3.20)
K9 1
assuming that 9m3 ~ gni and gm9 /gmi << 1. The ideal input-referred noise in (3.20)
is equivalent to the input-referred noise of an OTA with effectively four subthreshold
devices that contribute noise.
3.4 Measurement Results
The amplifier was fabricated in a commercial 0.5 pm CMOS process. A micrograph
showing the amplifier is shown in Fig. 3-8. All the measurements in this Section were
obtained from a Stanford Research System SR785 Signal Analyzer. The amplifier
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Figure 3-8: A micrograph of the feedback amplifier using a current-scaled folded
cascode OTA as a gain stage.
was biased with a total supply current of 3.5 pA from a 2 V supply voltage. The
bandwidth-limiting stage provided a lowpass cutoff frequency of 5 kHz. The transfer
function of the amplifier is shown in Fig. 3-9 where the midband gain was measured to
be 41.57 dB and its highpass cutoff was measured to be approximately at 1 mHz. The
measured input-referred noise power spectral density (output noise spectrum divided
by the midband gain) of the amplifier is shown in Fig. 3-10. The total input-referred
noise of the amplifier was calculated to be 5.5 p/Vrms by integrating the noise spectral
density in Fig. 3-10 from 0.5 Hz to 90 kHz. The performance characteristics from the
test-bench experiments are summarized in Table 3.1. This amplifier was also used to
successfully record neural action potentials (neural spikes) from the RA region in a
zebra finch's brain with a Carbostar electrode. The long-time trace and short-time
trace of the recording normalized to the gain of the amplifier axe shown in Fig. 3-11.
Notice that the waveforms shown in Fig 3-11 do not center at 0 V. We speculated that
it was due to a low-frequency signal which was present as a background voltage of
about 200 pV. In a longer time scale, we noticed the frequency of this low-frequency
signal to be approximately 300 mHz. The presence of this low-frequency signal was
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Figure 3-9: A measured transfer function of the feedback amplifier.
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Figure 3-10: A measured input-referred noise spectral density of the feedback ampli-
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Figure 3-11: Neural recording from the RA region of a zebra-finch bird brain.
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due to the fact that the highpass cutoff of the amplifier was at about
the amplifier could not filter out this low-frequency signal.
1 mHz, thus,
Table 3.1: Measured Performance Characteristics for the feedback amplifier
Parameter Measured
Supply voltage 2 V
Total current 3.5 pA
Gain 41.7 dB
Bandwidth 1 mHz-5 kHz
Input-referred noise 5.5 /IVrm,
Max. signal (1% THD @ 1.024 kHz) 6 mVpp
Dynamic Range (1% THD) 50 dB
CMRR (45 Hz-5.32 kHz) 55 dB
Area (in 0.5 pim CMOS) 0.09 mm2
3.5 Problems in The Implementation of This De-
sign
Low Effective Gm due to Current Scaling
During the design phase of this amplifier, I did not realize the importance of the
scaling term ( RQ 2  . In subthreshold, the source admittance of a MOS transistor
is 9, = ID/UT, where ID is the drain current of the transistor. Intuitively, as the
currents in M5 and Mr become much smaller than the currents in M3 and M4, the
resistance looking into the sources M5 and M6 (R,2 in Fig. 3-7) becomes comparable to
the resistance looking into the drains of M3 and M4 (Rol in Fig. 3-7). The amount of
the incremental current that can flow into the sources of M5 and M6 is determined by
the current-divider ratio Rol/ (Roi + RQ2). Therefore, if R,2 becomes larger, smaller
incremental current can flow to the output of the folded-cascode OTA, resulting in
a smaller value of Gm,eff. As a result, instead of the term R R - to be
negligible compared to other terms in (3.19), it becomes significant since (Rol+& 2
is larger. Thus, the technique of making the current in the folded branch much
smaller than the current in the input differential-pair transistors was not as effective
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as desired.
Parasitic Capacitance at The Input Terminals of The Gain-Stage OTA
From (3.9), the parasitic capacitance at the input terminals of the OTA should be
kept as small as possible in order to have low a input-referred noise. For this design, a
critical mistake was made by connecting the bottom plates of the input capacitors Ce
to the input terminals of OTA. The poly-poly capacitors used to realize the amplifier
exhibit a parasitic capacitance between the polyi bottom plate to the substrate of
approximately 15-20% of the total capacitance. This mistake resulted in an increase
of the input-referred noise by almost 20% from the simulated value.
3.6 Conclusion
A feedback amplifier with a high open-loop gain folded-cascode OTA was presented.
Analysis shows that the feedback amplifier solved the robustness problem due to
large the fluctuations in the input voltage encountered in the design of a feedforward
distributed gain amplifier that uses MOS-bipolar pseudoresistor elements to set the
DC operating points. The low-power low-noise design technique that reduces the
currents in the folded branch of a folded-cascode OTA was presented. Experimental
results showed that in order to achieve the optimal performance with this topology,
the overall transconductance of the folded-cascode OTA must be maintained even
with the reduction of the current in the folded branch. Furthermore, the parasitic
capacitances at the input terminals of the gain-stage OTA must be kept small to
achieve low input-referred noise.
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Chapter 4
An Energy-Efficient Micropower
Neural Recording Amplifier
The technique of reducing the current in the folded branch of the folded-cascode OTA
promises a very low-noise operation if the overall transconductance of the gain stage
does not degrade due to current scaling. In this chapter, an improved version of the
feedback amplifier in Chapter 3 that maximizes the overall transconductance even
with a severe current scaling in the folded-branch is presented.
4.1 Overall System Design
The overall schematic of the improved -neural amplifier is shown in Fig 4-1. The
topology of the gain stage is similar to that in 3. This design includes a bandpass filter
stage following the gain stage to shape the passband of the amplifier to filter out low-
frequency signals present in the amplifier of Chapter 3. The low-frequency high-pass
cutoff of the gain stage is created by the MOS-bipolar pseudoresistor element formed
by Mbl-M2 and the capacitance Cf. The capacitive feedback formed by Cf and
Ci sets the midband gain of the amplifier to approximately 40.8 dB. The high-pass
cutoff and the low-pass cutoff frequencies of the amplifier can be adjusted via V.,
and the bias current of the g,-OTA in the bandpass-filter stage respectively. With the
addition of the bandpass-filter stage, the amplifier can be configured to record either
55
Gain Stage
Cf
V.C. Mb Mb2
" M.- Mb2 Bandpass Filter
C
+ G
Ci.
,- C
Vtune
Cf
Vdd/2
Figure 4-1: Overall System Schematic of the Neural Amplifier.
LFPs ( < 1 Hz to 100 Hz) or neural spikes (100 Hz to > 1 kHz). For low-bandwidth
LFP recording, the bias current of the OTA in the gain stage can be lowered to
conserve power. It is worth mentioning that the high-pass cutoff frequency of the gain
stage should be kept as low as possible. As reported in [9] and discussed in Chapter 2,
placing a weak-inversion MOS transistor in parallel with Cf to create a high-pass filter
with a cutoff frequency at a few hundred Hz introduces low-frequency noise that rolls
off as 1/f2 in power units due to the noise from the transistor being low-pass filtered
by Cf. This low-frequency noise appears at the front-end and gets amplified by
the gain of the amplifier thereby degrading the minimum detectable signal. In our
design as well as in [6], however, the MOS-bipolar pseudoresistor element's noise is
at very low frequencies since the MOS-bipolar pseudoresistor element has a much
higher impedance than a weak-inversion MOS transistor. Therefore, low-frequency
noise due to this element is filtered out well before the passband and does not appear
in the frequency band of interest.
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Figure 4-2: Block diagram of our neural amplifier including the input noise source of
the OTA.
The operation of our amplifier can easily be understood by the block diagram of
Fig 4-2. We include Cp,i-, to model parasitic gate capacitances at input terminals of
the gain-stage OTA. The input referred-noise of the OTA is modeled as a v" term
added to the system at the input of the gain-stage OTA. The gain-stage OTA is
used as a high-gain amplifier and is modeled by Gm and R,, blocks where Gm and
RO represents the transconductance and the output resistance of the gain-stage OTA
respectively. In the bandpass-filter stage, R, is the resistance of the series PMOS
transistors operating in the triode regime. The value of R, is set by Vune. The
combination of C and Rp realizes the highpass cutoff frequency for the amplifier.
From the small-signal block diagram in Fig. 4-2, assuming that GmR, is much higher
than 1, we can express the transfer function of the neural amplifier as
Vot(s) Ci, sRpC 1
vin(s) Cf 1 + sRC 1 + sgmnCL (4.1)
The midband gain of the amplifier is Av = -Cin/Cf. The highpass cutoff frequency
is at fHP = 1/ (27rRpC) whereas the lowpass cutoff frequency is at fLP = gm/ (27rCL).
We can relate the input-referred noise vn of the gain-stage OTA to the input-referred
noise V2,am, of the overall amplifier as
2 Cin+ C-+C,in) 2Vn,amp i on. (4.2)
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Figure 4-3: Schematic of the low-noise OTA used in this design.
The input-referred noise of the bandpass filter stage is insignificant and is not included
in the block diagram since the gain of 40 dB of the gain stage alleviates the bandpass-
filter stage's input-referred noise requirement. As a result, the power consumption of
the bandpass filter stage is much smaller than that of the gain stage. Thus, to achieve
low-noise performance, it is important to design the gain-stage OTA to have low input-
referred noise. Section 4.2 describes the low-noise low-power design techniques used
in this OTA.
4.2 Low-Power Low-Noise OTA Design for Gain
Stage
The schematic of the low-noise OTA is shown in Fig. 4-3. It is a modified version of
a standard folded-cascode topology shown in Fig. 4-5. The OTA in Fig. 4-3 is biased
such that the currents of the transistors in the folded branch M7-Ml are only a small
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Figure 4-4: Circuit schematic for analyzing current scaling in the source-degenerated
current mirrors of Fig. 4-3.
fraction of the current in the input differential pair transistors M1 and M2. In our
design, the channel current in M7-M12 is scaled to approximately 1/ 16th of the current
in M1 and M2. The much lower current in M7-M12 makes the noise contributed by
them negligible compared to that from M1 and M2. As a result, we simultaneously
lower the total current and the total input-referred noise of the OTA.
To ensure that such severe current scaling is achieved, we carefully set the bias
currents of M5 and M6 through the use of the bias circuit formed by Mb2, Mc2 and Mc3 .
The current sources Mbl, Mb2 are cascoded to improve their output impedances and
thereby ensure accurate current scaling. They operate in strong inversion to reduce
the effect of threshold voltage variations. The source-degenerated current mirrors
formed by Mc3, M5 and M6 and resistors R1 and R2 -set the currents in M5 and M6
such that the currents in M7 and M8 ( the difference between the current in M3 and
M5 and between the current in M4 and M6 ) are a small fraction of the currents
in M1 and M2. An analysis of mismatches in source-degenerated current mirrors
is deferred until Section 4.2.3 and is important for robust biasing performance. In
order to save power in the bias circuit, the current scaling ratio between Mbi and
Mb2 is 16:1 (2IB/ 32 ) as shown in Fig. 4-3. To set the currents in the folded-branch
transistors to be IB/32, which is 1/ 16th of the currents in differential-pair transistors,
we set the current in M5 and M6 to be 171B/ 32. Such current ratioing is achieved by
making R3 to be 17R 1/2 = 17R 2/2, and constructing Mc3 as a parallel combination
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of two unit transistors while M5 and M6 are each constructed from 17 unit transistors
in parallel. To clarify this scaling further, the current mirror formed by Ma, R3
and M5, R1 in Fig. 4-3 is transformed into an equivalent circuit comprised of many
source-degenerated unit transistors as shown in Fig. 4-4. All source-degenerated unit
transistors are identical and have the same gate voltage. For any gate voltage there
is only one source voltage at which a unit resistor's current equals a unit transistor's
current. Thus, the nominal channel currents in all unit transistors are identical and
the total current in M5 is 17/2 times the current in M, 3 as desired.
For the amplifier to have low input-referred noise, the transconductance Gm of the
OTA needs to be maximal for a given current level. For the standard folded-cascode
OTA shown in Fig. 4-5, the impedance looking into the sources of M5 and M6 is
much smaller than the impedance looking into the drains of M1-M4. As a result,
the standard folded-cascode OTA achieves an overall transconductance Gm near gm,
the gm of M1. However, if we lower the current in M5-M10 to be a small fraction
of the current in M1 and M2, the impedance looking into the sources of M5 and M6
can be a significant portion of the impedance looking into the drains of M1-M4 such
that incremental currents do not almost all go through the sources of M5 and M6 in
the current divider formed between the sources of M5 and the drains of M, and M3 .
Therefore, Gm is significantly less than gmi. Section 4.2.1 explains how we achieve
Gm near gmi even with our extreme current scaling via the use of source-degenerated
transistors M5 and M6 in Fig. 4-3.
In the standard folded-cascode topology shown in Fig 4-5, the current sources
formed by M3 and M4 contribute a significant amount of noise due to their large
channel currents. In this design, we replace the current-source transistors M3 and
M4 in Fig. 4-5 with source-degenerated current sources formed by M5 and M6 and
degeneration resistors R1 and R 2 as shown in Fig. 4-3. With an appropriate choice of
degeneration resistance, the noise contributions from the source-degenerated current
sources are mainly from the resistors and can be made much smaller than the noise
contributions from MOS transistors operating at the same current level. Another
benefit of using source-degenerated current sources is that the noise from resistors
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Figure 4-5: Schematic of a standard folded-cascode OTA.
is mainly thermal noise while NMOS current sources contribute a large amount of
1/f noise unless they are made with very large area. As a result, the 1/f noise in
our neural amplifier is mainly from the input differential pair. Therefore, the input-
differential pair is made with large-area PMOS transistors, which have lower 1/f
noise than similarly-sized NMOS transistors in most CMOS processes.
4.2.1 Device Sizing for Maximizing Gm
To achieve low input-referred noise, it is important that the transconductance of the
OTA be maximized for a given total current. The maximum transconductance of the
standard folded-cascode OTA that can be achieved is the transconductance of one of
the transistors in the input-differential pair, say gmi. As a result, it is advantageous to
operate M1 and M2 in the subthreshold regime where a transistor's g, is maximized
for a given current level. Therefore, M1 and M2 need to have large WIL ratios. The
lengths of M, and M2 then need to be small such that their widths stay relatively
small and the input capacitance of the amplifier is not too large.
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Figure 4-6: Circuit schematics for obtaining admittance formula.
In order to make sure that all the incremental current caused by the differential
input goes through the sources Of M7 and M8, we cascode the input differential-
pair transistors with M3 and M4 to increase their output impedances. The source-
degenerated current sources formed by M5 and R, and by M6 and R2 axe designed
to have large output impedances as well. The output impedances of the cascoded
input-differential pair and the source-degenerated current sources need to be much
larger than the impedance looking into the sources Of M7 and M8 such that Gm is
near gmi-
Before we analyze the operation of the OTA in Fig. 4-3, we shall briefly review two
useful admittance formulas. The first one is the formula for the admittance looking
into the source of an MOS transistor when its drain is connected to an impedance
to incremental ground as shown in Fig. 4-6(a). The second useful formula is the
admittance looking into the drain of a cascode transistor as shown in Fig. 4-6(b).
Using a nodal analysis, we obtain the two admittances to be
G,9 = g=., +/r, (4.3)
v. 1 + ZL/r.1'
is M1 ]
Gd - - - (4.4)
v Z ro1 1 + g.1ZL + ZZLr.1
Let Go be the admittance looking into the sources Of M3 and M4, Gws be the admit-
tance looking into the drains of M5 and M6, and G,7 be the admittance looking into
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the sources of M7 and M8 of the OTA in Fig. 4-3. We can express the transconduc-
tance Gm of the OTA as
G. = g .1 - . (4.5)(G7G+G) (1+Gro1
We can express G. 3 , G. 7 and Gd5 by using (4.3) and (4.4) as
G.,3 = 983 + 1/ro3  (4.6)1 + 1/ (ro3(G 7 + Gd5))
g,3
1 + 1/ (ro3(G 7 + G))' (4.7)
g87 + 1/ro7  (48)
1 + (1/g9m)/ro7
I gmilro7
1+ gmlro7
and
Gd5 = - (4.10)
ro5 1 + R1/ro5 + gsR,
where g,i and roi are the incremental source admittance of Mi with its drain at
incremental ground, and the output resistance of Mi respectively. The expressions
from (4.7)-(4.10) present the design constraints for sizing and biasing each device to
achieve Gm close to gmi. The size, the channel current and the simulated intrinsic
gain (g~ro) of each transistor in the OTA are shown in Table 4.1. From (4.5), in
order to make Gm close to gmi, the ratios G 7 / (G. + Gd5) and G.3ro1/ (1 + G83roj)
should be made as close to 1 as possible. The ratio G,,/ (G. 7 + Gd5) represents the
incremental current gain from the drain of M3 and M4 to the output. The incremental
current gain from the input differential pair transistors to the drain of the cascode
transistors M3 and M4 is G.,3ri/(1 + G8 3ro).
In order to maximize the ratio G87/ (G + Gd5), we try to make Gd5 < G, 7.
Since M11 and M7 have the same channel current, gmii ; 9m7. Therefore, gmllro7 ~
gm7ro7 > 1 and we have G,7 ~ 9,7. In order to make G5 < G 7 , we need to
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minimize Gd5. From (4.10), we can minimize Gd5 by making r,5 large and also making
g, 5 R1 > 1. Therefore, we make M5 and M6 with large W/L ratios and with long
channel lengths to achieve large g,5 and r,5 respectively. Then we choose R 1 such
that g,5 R1 > 1.
In order to maximize the ratio G, 3ri/ (1 + G, 3ri), we need to make G.3ri > 1.
From (4.7), G, 3 is approximately 9g3 if G,7 r 3 is much greater than 1. Since G, 7 Z 9,7,
we have G 7 ro ~- 9 7ro3 . Since the current in M 7 is about 1/16 of the current in M 3
and both transistors are operating in subthreshold, 9,7 ; 9,3/16. From simulation,
we achieve g, 3r, 3 of 119 which results in a 9, 7 r03 of 7.43. The expression in (4.7) is
thus reduced to G8A ~ 0.889, 3 . Note that M1 and M 3 have the same currents and
the same channel lengths. Thus M1 and M3 should have roi = r03 . As a result,
Gs3roi G.,ro3 ~ (0.889. 3)r03 = 104. Therefore, the ratio G.,3roi/ (1 + G83roi) is
close to 1. As a result, we are able to achieve Gm close to gm even with sixteen-fold
current scaling between the input differential-pair transistors and the folded-branch
transistors.
4.2.2 OTA Noise Analysis
The noise in cascode transistors typically contributes little to the overall noise in
an OTA [11] because these transistors self shunt their own current noise sources: A
cascode transistor's current noise is attenuated by a factor of 1/(1 + gR)2 where g,
is its incremental source transconductance and R is the effective source-degeneration
resistance respectively. Therefore, the only noise sources that are significant in Fig. 4-
3 are due to non-cascode transistors, i.e., the differential-pair input transistors M1
Table 4.1: Operating Points for Transistors in the OTA with Itot = 2.7 pA
Devices I W/L (pIm) ID gsrI Operating Region
M 1, M 2  399/1.2 1.18 ILA 133 subthreshold
M, M4  100.5/1.2 1.18 pA 119 subthreshold
M, M6  204/6 1.25 pA 322 subthreshold
M, M8  3.6/1.5 68 nA 164 subthreshold
M9 , M10  6/1.2 68 nA 123 subthreshold
M11 , M12 3.6/2.2 68 nA 458 above-threshold
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and M2, the resistors R1 and R2, and the current-mirror transistors M11 and M12. We
now perform an OTA noise analysis using a method similar to that described in [11].
The admittances looking into the sources of M3 , M5 , and M7 are approximately
9,3, g,5, and 9,7 respectively. Then the current transfer function from each signifi-
cant current noise source in the OTA to an incrementally grounded output can be
calculated to be
/ G,3ro G7 2(4.11)
i2M = 1 + G.3r*o G,9 + Gd5)
2
m s'lrol 9,97 , (4.12)
1 G.,R 1  G,7 )
= - 2(4.13)i 1+ G5, .9+ Gd
nR1GR 1 G,7 +Ga
g,5R1  9,7 2(4.14)
1+9g.5 R1 ga7 +G) 
and
-
2
-= 1. (4.15)
n,M11
Since this circuit is biased such that gs3ro > 1, g 5 R1 > 1 and g., > Gd, Gd3 as
explained in Section 4.2.1, the expressions from (4.12)-(4.15) are reduced to 1. For
the following discussion, we model the MOSFET's current noise as
n= 47kTgm (4.16)
where k is Boltzmann's constant, T is the absolute temperature, gm is the transcon-
ductance of the MOSFET, and -y = 2/3 for above-threshold operation and y = 1/ (2.)
for subthreshold operation. From this noise model, we can calculate the input-referred
noise of the OTA as the total output current noise divided by its transconductance
92, to be
-- 1 4kgm kT 16(4n= 2 + + -kTgml (4.17)9M R1 3
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where M, and M2 operate in weak inversion and Mll and M12 operate in strong
inversion. Let IC be the inversion coefficient of the transistor which is defined as
the ratio of its channel current ID to the moderate inversion characteristic current Is
where Is is given by [14]
2pCoxUT2 W
is = K - W (4.18)
where UT is the thermal voltage and is equal to kT/q, where q is the electron charge.
Using the EKV model [3], we can estimate the g, of each transistor to be
KID 2
9m UT - + - +4 (4.19)UT 1 + \/1l+ 4- IC'
We can then rewrite (4.17) as
- 1 4kT + 2 UT+ 4  4I.20
Yml K IIR + 1- (4.20)
where a = 2/ (1 + \1 + 4 . IC 11), which is less than 1, and IC11 is the inversion
coefficient of Mll and M12. Equation (4.20) suggests that in order to minimize the
input-referred noise of the OTA, IR1 should be large compared to 2UT. Furthermore,
the current ratio I1/lI should be large compared to 1ra. For our implementation,
the ratio I/lI is 16. For a total supply current of 2.7 /A and 5.3 kHz bandwidth,
I, and In are approximately 1.18 MA and 68 nA respectively. For R1 = 240kQ,
the second and the third terms in (4.20) are 1.8 x 10-1 and 5.4 x 10-2 respectively,
assuming a temperature of T=300 K, n = 0.7 and a = 1. Equivalently, (4.17) is
reduced to
-- 2kT
;2 = x 2.47. (4.21)
n KgMI
Equation (4.21) can be interpreted as 2.47 times the input-referred noise of a MOS
transistor operating in weak inversion with a transconductance of 9gm. This means
that our OTA effectively has only 2.47 subthreshold devices that contribute noise.
This value is close to the theoretical limit of 2 noise sources in any OTA that uses
two subthreshold MOS differential-pair transistors as an input stage. Effectively, our
design has minimized almost all other sources of noise except for that of M1 and M2.
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Figure 4-7: Circuit schematics for analyzing VT and R mismatches in source-
degenerated current mirrors.
4.2.3 Current Mirror Mismatch Analysis
The key techniques for achieving good power-noise tradeoff in this amplifier are the
uses of source-degenerated current mirrors and the severe current scaling ratio be-
tween the input-differential pair transistors and the folded-branch transistors. The
severe current scaling scheme can work only if the current errors due to mirroring are
well controlled: The amplifier would not work if the error due to current scaling is
too large such that none of the current flows in M7 -Ml in the OTA of Fig.4-3. Thus,
we address and investigate this concern to ensure the correct operation of our ampli-
fier. Let us consider the current matching between two unit transistors in Fig. 4-4
due to variations in the threshold voltage and variations in the source-degeneration
resistance. We shall model these variations as errors in the parameters of each of the
unit transistors of Fig. 4-4. Let the nominal current in one of the unit transistors
of Mc3 be ID and consider the deviation in current AID in one of the unit transis-
tors of M5 from its nominal value due to deviations in the threshold voltage AV
and deviations in the source-degeneration resistor AR as shown in Fig. 4-7(a). To
model the threshold-voltage mismatch, we use the body-referenced current equation
in saturation for an MOS transistor operating in weak inversion [14]. Let the nominal
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current in each unit transistor be described by
ID= I, e(VGs-VT)UT . (1)VsU (4.22)
where I, is a constant scaling current which is the same for all unit transistors. Let
V be the nominal DC voltage drop across R such that ID = VIR. We define
9- - --- - ID = -gm, (4.23)
aVT UT
aID _ v 1 V 1
9R O= =-- -)= R-ID. (4.24)
and
19ID 1-
9mb = =1- I D. (4.25)
m VBS UT
By assuming that AVT and AR are small, we can use a small-signal circuit model as
shown in Fig. 4-7b to calculate the variation in nominal current AID when AVT and
AR are considered as inputs to the system. With some analysis, the variation in the
channel current due to variations in VT and R is obtained to be
AID = gT - AVT - (gm + gb + 1/ro) - (AID - gR. AR) -R. (4.26)
Combining (4.26) with the results from (4.23) and (4.24) and using the relationship
g, = gm + gmb, we obtain the fractional change in channel current as a. function of the
fractional change in VT and R to be
AID 1 AVT g,8 R+R/r AR
ID 1 + gR + R/r IDg 1+ gR+R/r , R(
Since M, 3, M5 and M6 are biased in weak-inversion regime, their ID/gm is approxi-
mately 40 mV at room temperature. As seen from (4.27), the mismatch in threshold
voltage as a fraction of 40 mV is attenuated by a factor of 1 + gR + R/r and is
negligible if gR > 1. In our design, we have gR ~ 12, thus, the fractional mismatch
in threshold voltage is attenuated by more than a factor of 10 and does not play
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a significant role in current mirror mismatch. In contrast, the fractional mismatch
in channel current scales almost 1:1 to the fractional mismatch in R. However, the
matching of passive components in most CMOS processes is much better controlled
than the matching of transistors' threshold voltages. In our design, therefore, we try
to achieve good resistor matching with careful layout.
4.2.4 Noise Efficiency Factor and Its Theoretical Limit for
Any OTA
To compare the power-noise tradeoff among amplifiers, we adopt the noise efficiency
factor (NEF) proposed in [13] and widely used to compare neural-amplifier designs:
NEF = Vni,,m, 2Iot (4.28)ir -UT -4kT -BW
where Vni,rm, is the total input-referred noise, It is the total supply current, and BW
is the -3 dB bandwidth of the amplifier respectively. The theoretical limit of the NEF
of an OTA that uses a differential pair as an input stage is when the two differential-
pair transistors are the only noise sources in the circuit. The input-referred noise of the
OTA is then V = 2 x 2kT/ (Kgm) = 4kT/ (Kgm) where gm is the transconductance of
a single differential-pair transistor. For minimum input-referred noise, the transistors
should run in subthreshold, such that we have gm = KID/UT. Assuming a first-
order roll-off of the frequency response, the input-referred noise of the ideal OTA is
expressed as
v,- = k - BW. (4.29)
nirm K:rID 2
Combining (4.28) and (4.29) and setting It = 21D, we obtain the theoretical limit
for NEF of any OTA that uses a subthreshold MOS differential pair to be
NEF = -- ~ 2.02 (4.30)
K
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Figure 4-8: A die micrograph of our neural amplifier.
assuming a typical value of rK = 0.7. We now show that our experimental NEF is near
this value, and our theoretical NEF was computed to be 2.47 from Section 4.2.2.
4.3 Measurement Results
The amplifier was fabricated in a 0.5 pim CMOS process through the AMI foundry. It
was designed to give a gain of approximately 110 ( 40.8 dB) by setting the value of Cin
to 14 pF and Cf to 120 fF. The OTA in the bandpass filter stage is a wide common-
mode range OTA to reduce signal distortion in the case of large input amplitudes.
The amplifier occupies a chip area of 0.16 mm2 . A chip micrograph of our amplifier
is shown in Fig. 4-8.
Four chips were tested on the lab bench and they exhibited very similar per-
formance characteristics, indicating that the severe current-scaling scheme worked
robustly. The measured transfer function of one of our neural amplifiers is shown in
Fig. 4-9. The amplifier consumes 2.7 pA including the current from the bias circuit
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Figure 4-9: Measured transfer function of the neural amplifier configured for recording
neural spikes.
(Mb2, M,2 and M,) from a 2.8 V supply. We do not include the current I,s, shown
in Fig. 4-3 since it can be shared by many amplifiers in the array. The -3 dB cutoff
frequencies are adjusted to be at 45 Hz and 5.32 kHz. The amplifier is configured
as an inverting amplifier, thus the phase is approximately -180' near the midband
frequency.
Fig. 4-10 showswthe measured input-referred noise spectrum together with a circuit
simulation of the noise spectrum with a similar noise model to the theoretical calcu-
lations (the smooth curve). There is a good agreement between the measured and
simulated curves. The measured thermal noise level is 31 nV/vH"-z. Integrating under
the area of the measured curve from 10 Hz to 98 kHz yields a total input-referred
noise of 3.06 pV,m,, while the simulated result is 3.1 pVrms. With a high-pass cutoff
frequency at 45 Hz, 1/f noise is filtered out and is not noticeable in the passband.
The NEF of this amplifier is calculated from the achieved experimental measure-
ments to be 2.67. This value is close to 2.02 which is the theoretical NEF limit that
has been calculated in 4.2.4 and also near our expected theoretical calculation of 2.47
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Figure 4-10: Measured and simulated (smooth curve) input-referred noise spectra of
the neural amplifier configured for recording neural spikes.
in (4.21). The good power-noise tradeoff of this amplifier is a result of minimizing the
effective number of transistors that contribute noise. Moreover, almost all the power
is consumed by the input-differential pair. Therefore, little power is wasted in less
critical parts of the amplifier. Fig. 4-11 compares NEF of previously reported neural
amplifiers as a function of the total supply current. Our amplifier exhibits the best
NEF and lowest power consumption reported to date.
The measured CMRR and PSRR are shown in Fig. 4-12. CMRR is calculated as
the ratio of the differential-mode gain to the common-mode gain. PSRR is calculated
as the ratio of the differential-mode gain to the gain from power supply to the output.
The measured CMRR and PSRR exceed 66 dB and 75 dB ( over the range of 45 Hz
to 5.32 kHz) respectively. The measured characteristics of the neural amplifier are
summarized in Table 4.2.
We verified that this neural amplifier works in a real recording environment by
using it to record action potentials in the RA region of a zebra finch's brain. Data were
taken with a Carbostar electrode that had an impedance of approximately 800 kQ.
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Table 4.2: Measured Performance Characteristics
Parameter Measured
Supply voltage 2.8 V
Total current 2.7 /pA
Gain 40.85 dB
Bandwidth 45 Hz-5.32 kHz
Input-referred noise 3.06 /LVrms
Noise efficiency factor 2.67
Max. signal (1% THD @ 1.024 kHz) 7.3 mV,
Dynamic Range (1% THD) 58 dB
CMRR (45 Hz-5.32 kHz) 66 dB
PSRR (45 Hz-5.32 kHz) 75 dB
Area (in 0.5 pum CMOS) 0.16 mm2
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Figure 4-12: CMRR and PSRR measurements of the neural amplifier configured for
recording action potentials.
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A long extracellular trace and a short extracellular trace recorded from our amplifier
normalized by the gain are shown in Fig. 4-13. They were found to be identical to
that recorded by a commercial neural amplifier.
4.4 Measurements of Local Field Potentials
Local Field Potentials (LFPs) instead of action potentials are often used in some
brain-machine interfaces, e.g, those used in paralysis prosthetics [12]. Therefore, we
also measured the performance characteristics of our amplifier configured with lower
bandwidth (and power) for such applications. Since the LFP contains energy in the
frequency range of 1 Hz to 100 Hz, we can simply lower the -3 dB lowpass cutoff
frequency of our amplifier by lowering the supply current of the OTA in the bandpass
filter stage. The highpass cutoff frequency can also be lowered to be below 1 Hz by
adjusting Vte. If we just change the bandwidth in this manner, the input-referred
noise of the amplifier becomes excessively low. From a hand-analysis, if we adjust the
bandwidth of the amplifier to be 0.5 Hz-300 Hz while maintaining the same supply
current for the gain-stage OTA, the input-referred noise of the amplifier is less than
1 IV,,. Such low input-referred noise is unnecessary and is wasteful of power.
From (4.20), the input-referred noise power is inversely proportional to g.1, therefore
inversely proportional to I,. Thus, we can save more power by lowering the current
in the gain-stage OTA as well.
The amplifier was adjusted to have a highpass cutoff frequency of 392 mHz and a
lowpass cutoff frequency of 295 Hz for LFP-suitable configuration. The total current
of our amplifier was measured to be 743 nA, corresponding to a power consumption
of 2.08 pW from a 2.8 V supply and 1.66 pV-ms total input-referred noise integrated
from 0.2 Hz to 1 kHz. The measured transfer function for the amplifier configured
for recording LFP is shown in Fig. 4-14. The measured input-referred noise spectrum
and expected noise curve from simulation are shown in Fig. 4-15. The measured NEF
for LFP recording is then 3.21, still better than any other amplifier to date. Note
that the NEF is worse than that of the amplifier configured to record neural spikes.
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Figure 4-13: Neural recording from a zebra finch's brain: (a) A zebra finch (b) Long
time trace (c) Short time trace.
50
S 0
4.582 4.584 4.586
45
4 0 - -.-.-.- . -- - -
35 -... -.- .-.
30 .....- . -
25
10 100 10 102 1
Frequency (Hz)
1 0 . . .I. - -,
-150
-200
-250
1 100 10 1
Frequency (Hz)
102 103
Figure 4-14: Transfer function of the amplifier configured for recording LFP.
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Figure 4-15: Measured and simulated (smooth curve) input-referred noise spectra for
the amplifier configured for recording LFP.
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This degradation in NEF is due to the fact that the thermal noise from the resistors
R1 and R2 becomes more significant once the current in the input differential pair
is low. Moreover, 1/f noise becomes significant as well since the highpass cutoff has
been decreased to 395 mHz. The other measured performance characteristics of the
LFP amplifier are summarized in Table 4.3 and similar to those shown in Table 4.2.
Table 4.3: Measured Performance Characteristics of LFP Amplifier
Parameter Measured
Supply voltage 2.8 V
Total current 743 nA
Gain 40.9 dB
Bandwidth 392 mHz-295 Hz
Input-referred noise 1.66 /IVrm
Noise efficiency factor 3.21
Max. signal (1% THD @ 1.024 kHz) 7.2 mV,,
Dynamic Range (1% THD) 63.7 dB
CMRR (392 Hz-295 Hz) 66 dB
PSRR (392 Hz-295 kHz) 75 dB
Area (in 0.5 /pm CMOS) 0.16 mm2
4.5 Conclusion
This chapter presented a micropower low-noise neural recording amplifier. Many low-
noise design techniques were employed to enable the amplifier to achieve an input-
referred noise near the theoretical limit of two devices of an input differential pair.
The design was done carefully and all the implementation issues encountered in the
amplifiers of previous chapters were solved. The amplifier appears to be the lowest
power and most energy-efficient neural amplifier reported to date. It can be configured
to record either action potentials or local field potentials. We obtained successful
recordings of action potentials with our amplifier from a zebra finch's brain. This
amplifier may thus be useful in brain-machine interfaces for paralysis prosthetics,
visual prosthetics, or experimental neuroscience systems for chronic monitoring.
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Chapter 5
Variable Input-Referred Noise
Amplifier and Adaptive-Biasing
Technique
As seen from the probability distribution of the background noise in Fig. 1-2 which
is collected from a multi-electrode array , there is only a small probability that the
background noise will be smaller than 10 /pVrm.. According to this probability dis-
tribution, the probability that the background noise at a particular recording site is
lower than 10 pVrm. is approximately 0.05. The amplifier presented in Chapter 4
was designed to have an input-referred noise less than 4 /IVrm, which corresponds
to the lowest noise level expected in any recording situation according to Fig. 1-2. I
have shown in Chapter 1 that the total power consumption of a thermal-noise lim-
ited amplifier scales as 1/v, where v, is the total input-referred noise of the amplifier.
Even though the amplifier in Chapter 4 achieves the best power-noise efficiency of any
neural amplifier ever reported, the total power consumption of such multi-amplifier
array will be far from optimum since most of the amplifiers in the array still have an
input-referred noise lower than necessary. A further power saving can be achieved
if the knowledge of the background noise is known and the power consumption of
the amplifier could be adjusted such that its input-referred noise is just low enough
for the amplifier to get a clean recording from that particular recording site. In this
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chapter, I will discuss an example of a neural recording amplifier whose input-referred
noise can be adjusted by varying its bias current. Furthermore, a feedback calibra-
tion scheme that is capable of sensing the input-referred noise of an amplifier and
adjusting its bias current based on the information of the background noise at the
recording site will be presented.
5.1 A Variable Input-Referred Noise Amplifier
The feedback amplifier discussed in Chapter 3 is a good example of an adjustable
input-referred noise amplifier. Recall that if the pole due to the loading effects at the
output of the gain stage of the amplifier in Fig. 3-1 is at a much higher frequency
than the pole due to the bandwidth-limiting stage, the bandwidth of the amplifier
is determined by the bandwidth-limiting stage alone (given that the current in the
gain stage is not excessively low). Since the input-referred noise per unit bandwidth
of the amplifier is proportional to 1/gm1 where gmi is the gm of one of the input
differential-pair transistors, the total input-referred noise of the amplifier is propor-
tional to 1//drm; oc 1/V'h where Itot is the total current of the amplifier. A plot
showing the noise spectrum corresponding to three levels of the amplifier's total cur-
rent is shown in Fig. 5-1. The total input-referred noise values corresponding to
the total current levels of 1 1pA, 2 1pA, and 3.5 pA are 8.4 pVrm,, 6.4 IIVrm,, and
5.5 /pV,m8 respectively. It can be seen that these total input-referred noise values are
approximately proportional to 1/V/fI-o~ as expected.
5.2 Feedback Calibration Scheme for Adjusting the
Amplifier's Input-Referred Noise
An example of a feedback calibration loop capable of adjusting the input-referred
noise of the amplifier is shown in Fig. 5-2. In this scheme, each neural amplifier in
the array has two modes operation; the normal operation mode and the input-referred
noise calibration mode. During the normal operation mode, the neural amplifier just
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Figure 5-1: Noise power spectrum for three different supply currents.
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Figure 5-2: Overall architecture of adaptive biasing loop.
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operates normally by amplifying the neural signals at the recording site and the
amplified signals are obtained at the output Vet. During this mode, the switch
control signal ( is not asserted. The switch Si connects the input of the amplifier to
the recording site and S2 connects the output of the amplifier to Vt while S3 and S4
are open, disconnecting the amplifier from the adaptive biasing circuitry. Once the
amplifier has operated normally for a period of time, the input-referred noise of the
amplifier may need to be calibrated since the background noise at the recording site
may have changed. The external control unit (not shown) will configure the feedback
calibration loop to be ready for the input-referred noise calibration mode. During the
input-referred noise calibration mode, the switch control signal ( is asserted. The
switch S1 disconnects the amplifier's input from the recording site and then connects
it to ground. The switches S3 and S4 are closed, connecting the output of the neural
amplifier to the adaptive biasing circuitry. The switch S2 is open, making the output
of the amplifier invalid during the input-referred noise calibration.
During input-referred noise calibration mode, the "Background Noise Detection
Circuitry" extracts the envelope of the background's noise at the recording site. At the
same time, the "Neural Amp's Noise Detection Circuitry" extracts the envelope of the
input-referred noise of the amplifier. The magnitudes of these two noise envelopes are
compared and the difference is sensed by the "Bias Decision Circuitry". The "Bias
Decision Circuitry" can then adjust the bias current of the neural amplifier, and
subsequently the input-referred noise of the amplifier based on the difference between
the two noise envelopes. The feedback loop stabilizes where the difference in the
noise envelopes is negligible. Once the loop is stabilized, the input-referred noise of
the amplifier is already close to the background noise at the recording site. After the
calibration is finished, the control signal 4 is deasserted and the amplifier resumes its
normal operation. Note that this calibration scheme can be applied to other neural
amplifiers in a multi-electrode array and that the adaptive biasing circuitry can be
shared by all the amplifiers in the array. Therefore, the power overhead per amplifier
due to the addition of the adaptive biasing circuitry is negligible if the adaptive biasing
circuitry is shared by a large number of neural amplifiers.
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Figure 5-3: Schematic of noise calibration feedback loop implemented in this design.
In this thesis project, I have designed and built a feedback calibration loop for
calibrating the input-referred noise of a neural amplifier. The purpose is to study the
dynamic of the loop during input-referred noise calibration mode. Therefore, only
one neural amplifier is incorporated into the calibration loop. In this chapter, I will
explain the system that was built and will analyze its behavior during input-referred
noise calibration.
5.3 Input-Referred Noise Calibration Loop's Build-
ing Blocks
The schematic of the input-referred noise calibration loop that I designed for this the-
sis project is shown in Fig. 5-3. The voltage V,,eu is the output noise of the amplifier
(input-referred noise multiplied by the amplifier's midband gain) when its input is
connected to ground. The Neural Amplifier's Noise Detection Circuitry extracts the
envelope of V,,,,u in the form of the current Ie,,,u. In this implementation, I have
assumed that the background noise at the recording site is extracted in the same
manner as that of V,,,,u and that the background noise envelope is represented by
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Ienv,BG. The current subtracter subtracts Ienv,out from Ienv,BG to create an error cur-
rent Iub,t. This error current is then integrated by a lead compensation network
composed of Rint and Cint to create a voltage Vn. The Bias Decision Circuitry cre-
ates the bias current IB for biasing the neural amplifier based on the value of Vint.
The feedback calibration loop will servo until Vn is at a value such that Ienv,out is
equal to Ien,,BG and the error current Iub,ot is zero.
In order to analyze the dynamic of the loop during input-referred noise calibration,
I will explain the implementation of each building block and derive the approximated
transfer function for each block.
5.3.1 Neural Amplifier's Noise Detection Circuitry
During input-referred noise calibration mode, the input terminal of the neural ampli-
fier is connected to ground, thus its output signal is the input-referred noise amplified
by the gain of the amplifier. We can then extract the magnitude information of this
output noise with an envelope detector. Since the amplifier has a gain of approxi-
mately 40 dB with the input-referred noise of less than 20 /IVrm,, the noise at the
output of the amplifier has a magnitude of less than 2 mVrm, which might be too
small for an envelope detector. Therefore, another preamplifier is needed before the
noise signal is passed to the envelope detector. Since the input-referred noise of the
neural amplifier is gained up by more than 100x, the input-referred noise require-
ment of the preamplifier can be relaxed. Therefore, the power consumption in the
preamplifier can be much smaller than the power in the neural amplifier. The high-
level schematic of the neural amplifier's noise detection circuitry is shown in Fig. 5-4.
The preamplifier only needs to provide moderate gain to exceed the dead-zone of
the envelope detector. Furthermore, when the bias current of the neural amplifier is
changing during the input-referred noise calibration, its DC output voltage also varies
at a frequency comparable to the loop bandwidth. Thus, the preamplifier should in-
corporate a highpass cutoff to reject this DC voltage variation. The topology of the
preamplifier used in this design is similar to the folded-cascode design discussed in
Chapter 3, except that the weak-inversion PMOS transistors are used to realize the
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Figure 5-4: High-level schematic of the neural amplifier's noise detection circuitry.
highpass cutoff of the amplifier instead of the MOS-bipolar pseudoresistor elements.
In this way, the highpass cutoff of the preamplifier can be tuned to about 100 Hz to
safely reject the neural amplifier's DC output voltage variation during input-referred
noise calibration. Note that using the weak-inversion PMOS transistors to realize the
highpass cutoff frequency would introduce a low frequency noise that rolls off as 1/f2
in power units due to the filtering of the thermal noise in the transistors as discussed
in Chapter 2. Nevertheless, due to a gain of 100 of the neural amplifier, this noise
would be insignificant compared to the output noise of the neural amplifier.
The envelope detector was realized using the topology similar to that discussed
in [16]. The schematic of the envelope detector is shown in Fig. 5-5. It composes of
a half-wave rectifier and a current-mode peak detector. The amplifier A is included
to reduce the dead zone of the envelope detector. The operation of the half-wave
rectifier can be described as follows. When I, is positive, the voltage at the negative
terminal of A increases, thus Vot,BOT and Vt,Top decrease, quickly shutting down
M, while turning on M,. During this phase, the NMOS current mirror formed by M1
and M2 conducts and sinks the current of Iout = -In, from the capacitor C. On the
contrary, when Ii, is negative, the voltage at the negative terminal of A decreases,
thus Vot,BOT and Vout,TOP increase, quickly shutting down MP while turning on Mn.
Therefore, the PMOS current mirror formed by M3 and M4 conducts and sources
the current of Iout = -I, into the capacitor C. Therefore, we have the relationship
Iout = -I .
The voltage across the capacitor which is also the voltage at the positive terminal
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Figure 5-5: A schematic of the envelope detector used in this design.
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of the Gm OTA is given by
V+ = - -I o. (5.1)
sC
We can then find the transfer function from Vin,en, to Iut as
-Gm- ( in,env - V+) = Iin = -iout (5.2)
Combining the results in (5.1) and (5.2), we obtain the transfer function from Vn,env
to It to be
It(S) Sc (5.3)
Vin,env 1 + sC/Gm
The transfer function in (5.3) exhibits a highpass cutoff at Gm/(21rC) Hz. In order
for the envelope detector to operate at low-frequency, the capacitor C needs to be
large. In this design, I use an off-chip capacitor of 20 nF for the capacitor C. For this
value of C and with the bias current of IGm = 40 nA, the highpass cutoff frequency of
the envelope detector is below 5 Hz. Half-wave rectification is performed by taking a
copy of Iou for one polarity. In this implementation, Izn,rec is a copy of I.t when it is
negative (when the NMOS current mirror sinks the current from C). The half-wave
rectified current 'in,,ec is peak detected by the peak detector to obtain the amplitude
information of the neural amplifier's input-referred noise.
The current-mode peak detector that is used in this design is shown in Fig 5-6.
The detailed operation of the peak detector is described in [16]. The peak detector is
a current-mode log-domain low-pass filter with asymmetric attack and release time
constants. All transistors have the same size and are biased in subthreshold to achieve
logarithmic I-V characteristic for implementation of a log-domain filter. To ensure
the stability of the feedback loop formed by M3 and M5, the current Ia is made much
larger than I,. During the attack mode when 'In increases, the output current Ienv,out
of the peak detector rises with a time constant of
Ca = T (5.4)K 
- Ia
During the release mode when 'in decreases, the output current Ien,,mt of the peak
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Figure 5-6: A schematic of the current-mode peak detector.
detector decreases with a time constant of
Tr = CrUT (5.5)
I
The transfer function of the overall envelope detector can be modeled as a first-
order system by
Henv(S) =O"tefl(S) = Genv (5.6)
Vin 1+ Tenvs
where Tenv = Ta during the attack mode and renv = r during the release mode. Due to
the asymmetric attack and release time constants, the input-referred noise calibration
loop exhibits different dynamics when the input-referred noise of the neural amplifier
is increasing and when it is decreasing. The time constant of the peak detector is
very important in determining the dynamic of the calibration loop. Since the peak
detector needs to smooth out the rectified noise current which is very spurious, its time
constant needs to be slow enough to smooth out these spurious transients. Table 5.1
shows the designed parameters for the peak detector and the corresponding time
constants at room temperature.
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5.3.2 Current Subtracter
The output of the envelope detector is a DC current that is proportional to the
magnitude of the neural amplifier's input-referred noise. Similar circuitry can be
used to extract the magnitude information of the background noise at the recording
site. The background noise detection circuitry would need one very low-noise amplifier
which has the gain equal to that of the neural amplifier but with much lower input-
referred noise. Practically, the input-referred noise of the low-noise amplifier should
be well below 4 pV,.a, which is the lowest noise level expected at any recording
site in the array. The low-noise operation is required in order to correctly sense
the background noise at the recording site when the background noise is very low.
This low-noise amplifier will be power-hungry, however, the power overhead per each
neural amplifier in the array will be insignificant if the low-noise amplifier is shared
among a large number of neural amplifiers in the array. As an example, if the low-
noise amplifier consumes 50 pW of power, for the array of 100 neural amplifiers, this
would add only 0.5 ,W per neural amplifier. In this work, I assume that the current
noise envelope of the background noise is already obtained and it is available to be
compared to the current noise envelope of the neural amplifier.
The comparison of the noise envelopes can be done in a continuous-time fashion
using a current subtracter. The schematic of a current subtracter is shown in Fig. 5-7.
The transfer function of the current subtracter can be described by
1
I..b,.t(S) = (Ienv,BG(S) - Ienv,out(S)) . (5.7)
Table 5.1: Parameters of the peak detector
Parameter I Value
Ia 2nA
Ca 1nF
7a 1.85 x 10-2 s
I,. 4 pA
C, 20 pF
Tr,. 1.85 x 10-1 s
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Figure 5-7: A schematic of current subtracter and lead compensation network.
5.3.3 Lead Compensation Network
The output of the current subtracter can be converted into a voltage by integrating
Isubout onto a capacitor Cint. The lead compensation for the feedback loop stabiliza-
tion is implemented with an Ririt added in series with Cint. The transfer function
from Isubout to the voltage Vint is described by
vKi(s) = (.ni + I1,o t(s) = 1 + 
- Isub,out(s). (5.8)
+sCn (scint
5.3.4 Bias Decision Circuitry
Once the error current Isub,ont is obtained, the bias decision circuitry is needed to set
the bias current of the neural amplifier based on the information provided by Isub,,t.
The bias decision circuitry will adjust the neural amplifier's bias current until the
neural amplifier's noise envelope Ieau is equal to the background noise's envelope
Ienv,BG. The block diagram schematic of the bias decision circuitry is shown in Fig. 5-
8. The GmB OTA converts Vnt into a current IGmB which is linearly proportional
to Vint. The current inversion circuit calculates the inverse of IGmB to produce the
output current Iinv,out. The current inversion is necessary to ensure that the loop is
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I
'bas
-1
Mb2M
f: 
1:1M
Figure 5-9: A schematic of the GmB OTA.
in a negative feedback form. Then the current Inv,out is passed to the current limiting
circuit to ensure that the bias current IB of the neural amplifier is Imm < IB Imax.
The schematic of the GmB OTA is shown in Fig. 5-9. The transistors Mbl and
Mb2 are included to implement the method of bump linearization [11] to increase the
linear range of the OTA. Once the calibration loop is in lock, we can assume that
Vint - Vef is within the linear range of the OTA. We can then express the output
current IGmB as
IGmB = GmB ' (Vint - Vref) + Ibias. (5.9)
A copy of Ibia, is added to the output of the OTA to ensure that IGmB is always
positive since the current inversion circuit can only operate with one input current's
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Figure 5-10: A schematic of current inversion circuit.
polarity.
The circuit schematic of a current inversion circuit is shown in Fig. 5-10. The
transistors M 1-M4 are sized with the same W/L ratio and are biased in subthreshold
to achieve an exponential I-V characteristic. In subthreshold, the current in each
transistor Mi can be described by
(5.10)
Since I.,j is a proportional constant and is the same for all transistors, we can denote it
as I.. Therefore, the source-gate voltage for each transistor can be derived from (5.10)
to be
UT (hi
V,, = 
-
- In -IS .) (5.11)
From the circuit of Fig. 5-10, using KVL we have
Vg,1 + Vg,2 = Vas,3 + V5s, 4.
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(5.12)
IL = I -i -e'V'g'1T
Therefore, we have
-In ( + -l (- = 'In - + -In -). (5.13)
K I , r, IrI, . I
Equation (5.13) can be reduced to
I 1I2 =13 - 14. (5.14)
Thus, we have Icale ' Iscae = IGmB *'inv,,ot. Therefore, we get the output current
Iin,,,t to be
'inv,ot = 'GmB (5.15)
A scaled version of the current Iinv,.t can be used to bias the neural amplifier
directly. However, during transient operation when the calibration loop is far from
the lock position, the current ifnv,t may be too large or too small. If a scaled version
of Iin,,ot was used to bias the neural amplifier, it would cause the amplifier to stop
functioning and the calibration loop would never return to the lock position. In order
to prevent this problem, I have added the current limiting circuitry to ensure that the
bias current of the amplifier is within a specified range that guarantees the correct
operation of the neural amplifier. The schematic of the current limiting circuitry is
shown in Fig. 5-11. The input current of the current limiting circuitry is Isneut and
its output current is IB. The current- IB is used to bias the amplifier. The small
current Imin is added to guarantee that the input current of the circuit is at least
immn. The transistors M3-M5 form a Wilson current mirror. Instead of having one
current input and one current output, this Wilson mirror has two current inputs
which are the currents in M2 and M8. First, let's consider when I, the current in
M8, is greater than 12, the current in M2. Originally, the mirror will try to equalize
the currents in M4 and M5. Since 15 is greater than 14 but M4 and M5 have the same
gate-source voltage, the drain voltage of M5 which is the gate voltage of M3 will be
pulled down until M3 and M8 enter linear region and shut down the current in M8.
As a result, the current that is mirrored by M6 is determined by M4, thus it is equal
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Figure 5-11: A schematic of the current limiting circuit.
to inv,out + Imin, assuming a 1:1 mirror ratio between M1 and M 2 . Next, let's consider
when Ihnv,out + Imin > 'max The gate-source voltage of M4 and M5 will be larger than
needed for M5 to pass Imax. Therefore, the gate voltage and the source voltage of M3
will rise to shut down the current in M 4 . Since the current in M 2 is greater than the
current in M4 , the drain voltage of M2 will be discharged until M 2 enters the linear
region and has the same current as that of M 4 . As a result, the current in M4 will be
equal to the current in M5 which is equal to Imax, assuming a 1:1 mirror ratio between
M7 and M8 . Therefore, IB which is a copy of the current in M5 will be equal to Imax.
Due to this current limiting process, we can write the current IB as
IB min (Imin + Iffi,out, Imax) . (5.16)
5.4 Feedback Analysis of the Input-Referred Noise
Calibration Loop
During
ienv,BG,
the input-referred noise calibration when the value of env,out is far from
the feedback loop is very nonlinear. The analysis of this nonlinear behavior
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is very complex and beyond the scope of this thesis. In this work, I shall consider a
linearized model when the loop is near the lock position.
The dynamics of the envelope detector, the current subtracter and the lead com-
pensation network have been described in Section 5.3. To model the biasing decision
circuitry, we will assume that the loop is close to the lock position, therefore the
current in each building block of the biasing decision circuitry does not change appre-
ciably. As a result, we can linearize the behavior of each building block in Fig. 5-8 to
obtain its transfer function. In this feedback loop system, the loop bandwidth is very
small since it must be able to filter out the noisy transients of the neural amplifier's
noise envelope. The time constants of the envelope detector are designed to be very
low to smooth out the spurious transients in the amplifier's noise envelope. The lead
compensation network provides a pole at the origin and a low-frequency zero for fre-
quency compensation. The poles and zeros created by other circuit building blocks
can be ignored since they are at much higher frequencies than the loop bandwidth.
First, let's model the relationship between the output noise of the neural amplifier
and its bias current. Let's assume that the neural amplifier is thermal-noise limited
and that it uses a subthreshold differential pair as an input stage. Furthermore, let's
assume that the only significant noise sources in the amplifier are the two differential-
pair transistors. Let V,i be the total integrated noise of the neural amplifier. We
know that
V.c cc (5.17)
where gm is the transconductance of one of the input differential-pair transistors and
IB is the total supply current of the neural amplifier. Therefore, we can approximate
the output noise of the neural amplifier as a function of the total supply current,
assuming that the output noise is linearly proportional to the input-referred noise, as
Kn
Vn, = V (5.18)
where K is a proportionality constant. Therefore, we obtain the noise transfer
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function of the neural amplifier to be
HVn,olt 1 Kn
H - -- (5.19)
"'a 9 IB 2 IB 1B
Next, let's find the transfer function of the bias decision circuitry. From (5.9), we
can find the transfer function of GmB OTA to be
HGmB - On-= GmB. (5.20)
Mt Vint
The transfer function of the current inversion circuit is
Hinv= a__n'_ __ = cale (5.21)
IGmB IGmB
For the current limiting circuit, we assume that the output current does not stuck
at either Imm or Imax since this only happens when the background noise is out of
the range to which the neural amplifier's noise can tune. For this condition, we have
IB hinv,out + Imin where Iinv,out > 0. Thus, we obtain the transfer function of the
current limiting circuit to be
aIB
Himit DIB 1. (5.22)
We can then draw a small-signal feedback block diagram as shown in Fig. 5-12. The
loop transmission L(s) of the input-referred noise calibration loop is given by
1 1+ s~n Cn
L(s) = - HGmB - Hinv Hn,amp - Henv(S) - (5.23)
M sCint
GmB 2 1 Kn Genv I + sRintCi5
M 2Im (~Rn~n (5.24)M ImBg 2 IB i 1T- + -ris sCint
We can write (5.24) in a simplified form as
L(s) = Ao ( + TnS) (5.25)
96+ res) s
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Figure 5-12: A small-signal feedback block diagram of the input-referred noise cali-
bration loop.
where
A =GmB(Iale 1 Kn Gen (5.26)AU-M Ip;.mB 2 IB V/I~ Cint 5.6
is the loop gain and is frequency-independent.
From (5.25), the loop transmission has a pole at the origin from the lead com-
pensation network and a low-frequency pole at -1/ren, from the envelope detector.
To ensure stability, the lead compensation network provided a left-half plane zero at
-1/rint where r7nt = RintCint. Due to asymmetric attack and release time constants
of the peak detector, ren, has two values depending on whether the neural amplifier's
noise envelope is increasing or decreasing. When the noise envelope is increasing,
Tenv = Ta, whereas Ten, = r, when the noise envelope is decreasing.
Let us consider the dynamic of the loop when the noise envelope is increasing.
During this time, the envelope detector is in the attack mode and ren, = ra. Us-
ing the approximated value of ra shown in Table 5.1, we have a pole due to the
envelope detector at 1/(27ra) = 8.6 Hz. This will create a left-half-plane zero at
1/(2rRiitCint) = 3.18 Hz. However, for the case when the neural amplifier's noise
envelope is decreasing, the envelope detector is in the release mode and ren, = r,. In
this case, we have a pole due to the release time constant at 1/(2r-r,) = 0.86 Hz. The
position of the pole due to the release time constant makes it difficult to compensate
the calibration loop for optimum performance. In order to have no overshoot, the
left-half-plane zero at 1/(27RintCint) should be below the pole due to the release time
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Figure 5-13: Root locus plots (a) Neural's amplifier's noise envelope is increasing (b)
Neural's amplifier's noise envelope is decreasing.
constant. However, if such approach were used, the loop would settle very slowly
since the closed loop poles will be on the real axis at the frequencies much less than
1 Hz. To make the loop settle faster, the left-half-plane zero is placed at a lower
frequency than the pole due to Ta but at a higher frequency than the pole due to
Tr. To achieve this Rift and Cint are made from off-chip components with the values
of 10 MQ and 5 nF respectively, corresponding to a left-half-plane zero at 3.18 Hz.
The root-locus diagrams for the loop when the neural amplifier's noise envelopes are
increasing and decreasing are shown in Fig. 5-13(a) and 5-13(b) respectively.
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